i.MX 6 Series - Thermal Management Guidelines

- **Overview**
  - General overview of the thermal issues when using high performance applications
  - The relationship between power consumption, heat and activity profile (duty-cycle) for a system

- **Thermal Management Concepts**
  - General thermal related terms, thermal resistance (and conductivity)
  - Thermal management solutions: heat spreaders, thermal gap fillers

- **Thermal Attributes**
  - i.MX 6Dual/6Quad thermal package specifications (defined by JEDEC).
  - Building thermal models (using package details, board details)
  - Thermal solutions and tradeoffs

- **Thermal Simulations**
  - How to simulate heat at the system level: board, components, enclosure and tools
  - Assumptions of models used in simulations and the summary of thermal simulation results

- **Software Thermal Management Techniques**
  - Software thermal management techniques
  - Software implemented features to manage power and provide thermal regulation

- **Recommendations /Conclusion**
  - Final recommendations based on simulation results

- **Appendix /References**
  - Additional References and Resources
  - Heat spreading examples based on other vendors
Content

• Overview

• Thermal Management Concepts

• Thermal Attributes

• Thermal Simulations

• Software Thermal Management Techniques

• Recommendations /Conclusion

• Appendix/References
Overview: Thermal Management

The i.MX 6 series of multimedia-focused products offer high performance processing optimized for the lowest power consumption. For such high performance devices, the power dissipation of the device requires that customers consider the thermal performance of the device and design their system accordingly.

Thermal management becomes critical when the power dissipation level increases in certain high performance use cases. Under these use cases integrated thermal management from package to the system level is needed to ensure the performance and reliability of the i.MX 6Dual/6Quad SoC and the system:

- **Operating Environment**: Thermal management becomes a challenge especially when operating in a high ambient temperature environment. One way to constrain the environment ambient operating temperature for the device is to ensure it must be at or lower than a given temperature.

- **Expected Power Consumption**: This depends on the modes of operation, and the use-cases that the system will be running. Dynamic power is a nonlinear function of capacitance, frequency, and volts squared ($P_{\text{dynamic}} = CfV^2$). The nonlinear nature of this relationship illustrates that as the switching frequency gets higher, the amount of power and heat grows exponentially. Operating at the highest frequency to achieve the highest performance implies paying a penalty in terms of power consumption (battery life), and dissipated power in the form of heat. Different thermal solutions are required depending on the system power and utilization.

- **Device Usage & Operational Duty Cycle**: The operational duration at various environment conditions needs to be considered. Understanding the target operation duty cycle is important when considering the end thermal solution for the system.
Overview: Thermal Management

Consume Less Power - Generate Less heat

Heat in an embedded system is a by-product of power and the best way to generate less heat is to consume less power. Once heat is generated, the job then becomes to transfer it effectively by providing an efficient path from the device to the environment via thermal pads, epoxy or any method that makes use of conduction, convection, or facilitates radiation.

The general strategy for thermal management focuses on:

- **Increasing the heat-dissipation** capability of the thermal solutions
- **Expanding the thermal envelopes** of systems
- Minimizing impact of local hot spots **by improving heat spreading**
- Developing **thermal solutions** that meet **cost constraints**
- Solutions that fit within **form factor** considerations of the product chassis

Thermal Management Strategies

There are basically two types of thermal management strategies:

- **Active** thermal management techniques available for embedded systems provide lower thermal resistances and better heat dissipation, however are expensive and have large form factors

- **Passive** thermal management techniques by enhancing conduction and natural convection provide more cost effective solutions, up to certain power levels without introducing any reliability concerns and are discussed primarily in this report for the i.MX 6Dual/6Quad SoC.
Overview : Thermal Management
System Design

Thermal Design Strategy
A holistic thermal design strategy needs to consider all aspects of the thermal hierarchy. Historically, the processor was the most energy hungry component of a typical embedded computing system. However, processors such as the i.MX6 family have become more energy efficient and more effective at managing their own power consumption (thanks to sophisticated power/clock management architectures and techniques).

In contrast, memory energy consumption has been growing, as multi-core CPUs with multiple hardware accelerators are requiring increasing DDR memory bandwidth and capacity. The main system memory (DDR) can consume significant system energy in active modes. Hence the main system memory power, equally challenges both power management system and thermal design.

Thermal Contributors
Customers also need to consider the impact of other components on the system board due to their heat generating capacity. Typical high power devices in a system include but are not limited to the following:

- Power Management IC’s or External LDO’s
- RF components such as PA, transmitters & Modems
- LCD, LED and OLED displays
- High Speed memories and Transceivers

Although many of the techniques discussed in this document apply to all heat generating components, we primarily focus on the i.MX 6 series and i.MX 6Dual/6Quad SoC in particular. Memory power savings are briefly discussed in the Software Thermal Management Techniques section of this document.
Overview: Thermal Dissipation

Thermal Design Power
The Thermal Design Power (TDP), also referred to the thermal design point, is of primary interest to the thermal solution designer and it represents the maximum sustained power dissipated by the i.MX 6Dual/6Quad processor, across a set of realistic applications. Designing for TDP is important to ensure reliable long-term performance.

Thermal Time Constant
The steady state is predicted by the thermal resistances, but the time constant to get there is significant. This time constant sets the length of time to average the consumption of the chip over for bursty operations and will scale up and down with the board and packaging size/mass. It is possible for there to be brief bursts of activity where the power dissipated is larger than the target TDP, but no action is required as long as the bursts are within the thermal time constant and do not violate the i.MX 6Dual/6Quad thermal specifications.

Some of the typical usage profiles are natively bursty - internet browsing (burst per user activity), video/audio playback (periodical bursts associated with frame processing). For instance, when we perform temperature sensor testing, we need to wait for the chip and board to stabilize thermally once at the correct temperature. This is discussed further in the Software Thermal Management Techniques section of this document.
The activity profile of the application can have a significant impact on the thermal management techniques that need to be employed, and on the thermal design power. The main types of activities can be classified as follows:

- **Short Bursts** below thermal time constant
  - Short bursts of intensive processing followed by long intervals of the IC/System being idle can automatically regulate the heat without much external intervention.

- **Long Bursts** above thermal time constant
  - Long bursts of intensive processing followed by long intervals of the IC/System being idle may require some external intervention such as software thermal management.

- **Continuous Operation** at an average power
  - However continuous high performance usage without any idling can cause the system temperature to rise, hence making it necessary to have other forms of thermal management.

The more intensive the use case with all major power contributors active such as the ARM Cores and Graphics Processing Unit (GPU) the higher the potential thermal energy that needs to be effectively dissipated.
Overview: Thermal Dissipation

Primary Heat Path
Thermal Simulations and testing have shown that the dominant heat transfer inside small form factor devices is via conduction due to the confined space inside the enclosure, where the natural convection effect is even negligible. Most of the heat generated by a high power component is dissipated through the system board, when no thermal solution is implemented on the top of the package, which indicates that the primary heat path is from junction to the board.

Power dissipated in the die is conducted to the top surface of the package and to the board and then dissipated to the environment.

- $T_J$ “Junction” or die temperature
- $T_A$ Ambient or air temperature near the device
- $T_B$ Board temperature at the edge of the device
- $T_C$ Case temperature
Content

- Overview

- Thermal Management Concepts

  - Thermal Attributes

  - Thermal Simulations

  - Software Thermal Management Techniques

  - Recommendations /Conclusion

  - Appendix/References
Passive Thermal Management

This section investigates various passive thermal management strategies and primarily focuses on handheld devices with small form factors. Spreading heat and cooling components in handheld devices poses unique problems.

Because of the high density of components and small form factor, very little room is available for a thermal solution. Given the limited airflow and the presence of significant amounts of lower thermal conductivity material heat dissipation becomes a challenge. Most heat transfer is by conduction and radiation.

Passive thermal management techniques that are typically used are listed below:

- Thermal Gap Fillers/Thermal Interface Materials
- Heat Spreaders
  - Copper
  - Graphite
- Heat Shields

Sealed Box, Small vertical spacing
Thermal Management Techniques

Thermal Gap Filler

A Gap filler is typically placed between the top/bottom of the high power component and case, removing air gap around the package, which is a thermal barrier due to very minimal air circulation. The thermo-elastic gap filler material is often found in the handheld device for thermal management purpose as well as for better shock resistance.

- The use of a **gap filler with a higher thermal conductivity** will result in better thermal dissipation capability. It helps in reducing the junction temperature ($T_j$), however, if used in isolation the direct heat path from the package to the system enclosure results in the skin temperature rise, generating hot spots.

- Complete **elimination of the air gap inside** the system using a gap filler material has significant thermal benefits however the thermal benefit from the use of gap filler is significantly limited by the heat spreading capability of the system enclosure.

- **Proper attachment** of the gap filler is important as well as using the correct thermal contact adhesives. Improper application can severely reduce the thermal conductivity of the filler. Data will be presented in subsequent thermal simulation section for comparisons.
The Need for Heat Spreaders

- Providing the conduction heat path between the package and the system enclosure, alone, may not be sufficient enough for thermal management of high power component for extended operations.
- The gap filler material can serve as temporary thermal storage, delaying the time to reach steady state, however, is not sufficient to dissipate the thermal energy.
- For extended operation or for high power consuming use cases, enhancing the heat spreading capability of the device enclosure becomes critical.
- Heat spreaders are used to spread the heat while transporting it from the die to the PCB, product chassis or a heat sink (if the product design form factor permits), which in turn dissipates heat to the local environment.
- To increase cooling capability, the strategy is to even out the temperature profiles due to non uniform power distributions, as close to the source as possible, by spreading out the heat. Heat spreaders serve three primary purposes:
  - Touch Temperature Reduction
  - High power/hot component temperature reduction/cooling
  - Shielding heat
- The next part of this document discusses the advantages of heat spreaders along with some of the design considerations for heat spreader material selection and placement in the final product.
Thermal Management Techniques

Heat Spreaders

- A thermally conductive heat spreader can be placed on the high power components and this heat spreader can enable spreading and evening out of the hot spots and could be designed to make direct contact with the system enclosure as shown below:

- This design concept significantly increased the power dissipation capability, by reducing overall system thermal resistance.

- The type of heat spreader to be used is dependent on the customers’ application available enclosure space and budget considerations.
Copper Advantages
- Copper has been used extensively in many thermal applications including heat spreaders
- The excellent thermal conductivity of copper (400W/mK) in all directions (x, y, & z) makes it an effective heat spreader
- Simulations with the Copper heat spreader always showed better heat dissipation capability when comparing a model without the heat spreader, again due to better heat dissipation capability
- Simulations and testing performed clearly show the benefits of using a heat spreader. Please refer to the Thermal Simulations section of this document for further information

Copper Limitations
- Although copper does have good thermal conductivity the increasing cost of copper has made it more inhibitive for mass deployment. Hence the area of the copper could be limited to the area on the enclosure to reduce cost or by using cheaper copper tape
- The thermal conductivity of copper (400W/K) in all directions can be problematic since a hot spot could just translate vertically to a different location, possibly closer to the enclosure hence creating a hot spot on the case. Copper hence is not best suited for touch temperature reduction applications.

Hot Spot on a high power component can easily appear as a similar hot spot on a copper spreader if not sized correctly
Graphite matches the thermal performance of copper in two directions (x, y), at a lower weight and cost. Due to its relatively low cost, the area that the graphite heat spreader covers, could be potentially large, covering all heat generating components. Flexible graphite heat spreaders give product designers the tools to overcome the complex challenges associated with thermal management. Some of the key product applications are listed below:

- Cooling of sensitive components
- Elimination of fans & active cooling
- Touch temperature reduction
- Thermal shielding of Li-Ion batteries
- Cooling of LED and power components
- Mitigation of AMOLED and LCD display hot spots
  - Improves brightness uniformity
  - Decreases image sticking and burn-in
  - Minimizes warping of back light unit and films
  - Reduces chassis distortion
  - Reduces the severity of stress-induced birefringence

Applications of Graphite heat spreaders in actual products are shown in Appendix E.
The highly anisotropic thermal conductivity of natural graphite implies that a graphite sheet can function as both a heat spreader and an insulator. It can be used to eliminate localized hot spots in electronic components resulting from uneven loading, surface distortion and uneven heat distribution on the die surface.

Natural graphite matches the thermal performance of copper in two directions at 15-22% of the weight. The material is suited in a variety of heat spreading applications where in-plane thermal conductivity dominates.

Advances in graphite based spreader products have lead to pyrolytic graphite sheets comprising of highly oriented polymers with thermal conductivity reaching 1750 W/mK (~ 4 times more than copper). The cost of these products does however increase with the higher thermal conductivity and can be prohibitive for applications requiring a large surface area to be covered.

Lamination, molding and embossing methods can be employed to produce a variety of different component forms. Also, because of their flexibility, natural graphite materials are able to conform well to surfaces under low contact pressures. This combination of properties makes natural graphite a potential substitute for aluminum and copper materials as heat spreaders.

The other potentially attractive feature of natural graphite is that its high specific surface area results in very high electromagnetic interference shielding over the frequency range of 1-2 GHz.
Graphite should not be used as a structural material. It will not stand up to lateral, shearing, or torque forces. Graphite has negligible thickness reduction due to compression.

Flexible graphite must be mechanically secured to a structure -- either within a structure (i.e. between rigid layers) or via a fastener such as adhesive or thermal gap pad.

The spreader could be designed to lie on top of the components and held in place by the contact pressure generated by the case maximizing the thermal attach area.

The application must be environmentally evaluated for vibration and temperature to determine the proper mechanical fastening to ensure the heat spreader maintains contact for the life of the product.

Graphite thickness is to be used as the input to any thermal model and the spreader thickness (graphite thickness plus coating thicknesses) should be used.

Typically graphite spreaders have a PET film affixed to their surface to provide electrical insulation. Studies have shown that contact resistance of the PET layers does not have a significant effect on the performance of the spreader.
Thermal Management Techniques
Graphite Heat Moving Ability - Thermal Spreading Coefficient

To judge the relative “heat moving ability” of a piece of graphite, of unit width and unit length, to another, we use the concept of the Thermal Spreading Coefficient, $C_s$. To determine $C_s$, multiply the thermal conductivity of the graphite by its thickness.

$$C_s = k \times \text{Thickness}$$

This results in a metric that gives the ability of a piece of graphite to move heat. By comparing this to another grade of graphite, the relative ability of two grades of graphite to move heat can be evaluated.

**Example:** Which grade of graphite heat spreader can move more heat - SS400-0.51 or SS300-0.94?

$$C_s(\text{SS}400-0.51) = \frac{400W}{mK} \times 0.51\text{mm} \times \left(\frac{1m}{1000\text{mm}}\right) = 0.204 \frac{W}{K}$$

$$C_s(\text{SS}300-0.94) = \frac{300W}{mK} \times 0.94\text{mm} \times \left(\frac{1m}{1000\text{mm}}\right) = 0.282 \frac{W}{K}$$

This means that SS300-0.94 of a given width and length can move more heat than SS400-0.51 of the same width and length.
Thermal Management Techniques
Enhancing Natural Convection

- The heat dissipated by the device is typically conducted through the polymeric thermal gap filler or thermal interface material (such as thermal grease or elastomer) to thermally conductive heat spreader which has larger surface area where the heat can spread out effectively.
- Then heat transfer occurs between the heat spreader and surrounding ambient via natural convection and radiation. The thermally conductive heat spreader can be directly exposed to outside ambient through perforated skin area on the system enclosure case.
- This design concept significantly increased the power dissipation capability, by reducing overall system thermal resistance.
- Adding the metal fins on the heat spreader (to form a heat sink) will provide additional thermal benefit by enlarging participating surface area. (This may not be feasible in low profile form factors of some of the handheld devices.)
Thermal Management Techniques
Better Enclosures

- The thermal benefit from the use of a gap filler is significantly limited by the heat spreading capability of the system enclosure.
- The use of thermally conductive system enclosure results in better thermal dissipation capability.
- Magnesium Alloy (AZ91D) often used in enclosures has a low thermal conductivity compared to other materials as shown in the table below.
- Changing to another material with higher thermal conductivity may be an expensive option hence other less expensive alternatives are presented.
- Use of heat shields and aluminum/copper backing plates to act as at heat sink could also aid in thermal dissipation of the system enclosure.

<table>
<thead>
<tr>
<th>k</th>
<th>Direction (Planes x,y,z)</th>
<th>Natural Graphite</th>
<th>Magnesium Alloy (AZ91D)</th>
<th>Aluminum 1100 Alloy</th>
<th>Copper</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal Conductivity (W/mK)</td>
<td>x,y</td>
<td>140 -1700</td>
<td>72</td>
<td>220</td>
<td>400</td>
</tr>
<tr>
<td>Thermal Conductivity (W/mK)</td>
<td>z</td>
<td>3 - 10</td>
<td>72</td>
<td>220</td>
<td>400</td>
</tr>
</tbody>
</table>
Thermal Management Techniques
Component Placement

- Designers also need to consider the impact of other components on the system board due to their heat generating capacity.
- Board population density influences thermal performance of the package and should be modeled accordingly. If the devices are very close the power consumed should be part of the thermal design power budget that needs to be modeled.
- PCB’s with a high density of high power component population experiences a significantly higher rise in temperature relative to the board being populated with a single high power component.
- Some heat generating devices have to be in close proximity to each other for signal integrity and layout concerns such as the DDR memories hence there is no easy solution around this problem.
- Designers should however, consider all components and evaluate their placements on the PCB and location with respect to the final form factor housing. Ideally high power devices should not be placed in close proximity to ensure effective thermal dissipation.
- Details of such placement recommendations are not in the scope of this report however please refer to examples of component placements in Appendix E.
Typically more than 80% of the heat generated by a high power component is dissipated through the system board, when no thermal solution is implemented on the top of the package. This indicates that the primary heat path is from junction to the board.

Under-fill
- It is common industrial practice doing under-fill for the key components in to improve the mechanical strength.
- Further thermal improvement can be achieved using the board level under-fill by reducing junction-to-board thermal resistance.

Increased PCB Metallization
- Increase the heat dissipation (reducing thermal resistance) can also be achieved by increasing the metallization in the system board. Copper ground layers should be added as part of the board thermal solution.
- Details are provided on the PCB stack up of the Freescale SDP Board used in thermal simulations in the next section of this document.

More Thermal Attach Points
- Special care should also be taken in design PCB thermal attach points which allow heat from the high power component or attached heat spreader to be effectively dissipated.
- EMI shields are often used for thermal attach points to the PCB.
# i.MX 6Dual/6Quad Thermal Characteristics

## Table of Thermal Resistance Data

<table>
<thead>
<tr>
<th>Rating</th>
<th>Board Type</th>
<th>Symbol</th>
<th>No Lid</th>
<th>Lid</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction to Ambient Natural Convection</td>
<td>Single layer board (1s)</td>
<td>R₀JA</td>
<td>31</td>
<td>24</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction to Ambient Natural Convection</td>
<td>Four layer board (2s2p)</td>
<td>R₀JA</td>
<td>22</td>
<td>15</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction to Ambient (@200 ft/min)</td>
<td>Single layer board (1s)</td>
<td>R₀JA</td>
<td>24</td>
<td>17</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction to Ambient (@200 ft/min)</td>
<td>Four layer board (2s2p)</td>
<td>R₀JA</td>
<td>18</td>
<td>12</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction to Board</td>
<td></td>
<td>R₀JB</td>
<td>12</td>
<td>5.0</td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction to Case (Top)</td>
<td></td>
<td>R₀JCtop</td>
<td>&lt; 0.1</td>
<td>1.0</td>
<td>°C/W</td>
</tr>
</tbody>
</table>

1. Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
3. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

Refer to the i.MX 6Dual/6Quad Applications Processors datasheet for the latest thermal characteristics.
Thermal Models

- A validated thermal model – both at system and package levels – can significantly reduce the thermal design cycle and time-to-market
- The customer must create system level simulations to gain more accurate thermal results for the application setup

Package Model

- From a package perspective the model requires four blocks: die, solder/underfill, substrate, and solder/air.
  - The solder/underfill and solder/air require orthotropic material properties because the conductivities are direction dependant.
  - In the out-of-plane direction (z-axis) the solder balls increase the conduction through these layers.
  - In the in-plane (x-axis and y-axis) direction the bulk conductivities of the underfill or air dominate.
- The solder/air layer would be modeled with the same footprint as the substrate
- The solder/underfill layer would be modeled the same size as the die
- The other two volumes, exposed die and substrate, have isotropic material properties
Thermal Models

- Heat is generated in the circuitry, which is located at the Silicon (die) to Underfill interface. The heat travels along two principal paths:
  - Top of the die or
  - Substrate into the printed circuit board (PCB)
- Heat is then removed from all exposed surfaces by convection and radiation.

Figure shows a representation of the three-dimensional heat path
### Thermal Conductivity

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Die lid interface</td>
<td>Compound</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Die</td>
<td>Silicon</td>
<td>117</td>
<td>117</td>
<td>117</td>
</tr>
<tr>
<td>Bumps and underfill</td>
<td>Compound</td>
<td>0.6</td>
<td>0.6</td>
<td>5.3</td>
</tr>
<tr>
<td>Substrate</td>
<td>Compound</td>
<td>33</td>
<td>33</td>
<td>0.8</td>
</tr>
<tr>
<td>Solder and air</td>
<td>Compound</td>
<td>0.034</td>
<td>0.034</td>
<td>13.9</td>
</tr>
</tbody>
</table>
Thermal Models

Thermal Modeling

Thermal models can be created which can account for the following system attributes:

- Board size and Enclosure dimensions and materials
- Boundary & environmental conditions (natural convection and forced convection)
- Heat spreaders and lid materials (Al, Cu, Graphite or Ceramic)
- Interface materials (DowCorning 1-4174)
- Heat sinks

Thermal Modeling Tools

Thermal simulation tools can be used to provide IC thermal models that can be integrated with product thermal models to obtain a complete system model. The primary thermal modeling tools used by Freescale are listed below:

- ANSYS Icepak
- Mentor V3.2 FloTHERM 9.2

Thermal Models for i.MX 6Dual/6Quad SoC can be made available on request.
Content

- Overview
- Thermal Management Concepts
- Thermal Attributes

**Thermal Simulations**
- Software Thermal Management Techniques
- Recommendations /Conclusion
- Appendix/References
i.MX 6Dual/6Quad Thermal Simulations

This section provides a summary of the thermal simulations performed on an example tablet model. The intent of the simulations are to illustrate some of the thermal management techniques detailed in the previous sections.

- Although this particular tablet simulation may not fit all customer applications, it does demonstrate the benefits of various thermal solutions and guidelines on when such solutions are required.
- Freescale recommends that customers should perform system level simulations to gain more accurate thermal results for their specific application.
- The simulation results use the i.MX 6Dual/6Quad 21x21 FCBGA in both the non-lidded and the lidded package.
- To better account for customer application use cases the simulation results also included other high power heat generating components such as the DDR3 memory and the LCD.
- Simulations were limited to use cases of continuous 2W and 5W power consumption by the i.MX 6Dual/6Quad SoC.
Geometry of Simplified Thermal Model

21x21 FC-BGA i.MX 6Quad

Batteries

Graphite Spreader

Memory
## Thermal Simulation Details

<table>
<thead>
<tr>
<th>Simulation Attribute</th>
<th>Simulated Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enclosure Dimensions [mm]</td>
<td>220x150x20</td>
</tr>
<tr>
<td>System Orientation</td>
<td>Horizontal (Normal to Z-direction)</td>
</tr>
<tr>
<td>Gravity</td>
<td>9.81 m/s², Negative Z direction</td>
</tr>
<tr>
<td>Simulated Heat Transfer Modes</td>
<td>Steady-state, Convection, Conduction, Radiation</td>
</tr>
<tr>
<td>Ambient condition</td>
<td>25C, Atmospheric pressure</td>
</tr>
<tr>
<td>PCB Dimensions [mm]</td>
<td>127x43x1.6</td>
</tr>
<tr>
<td>Box size [mm]</td>
<td>191x127x10</td>
</tr>
<tr>
<td>Air Flow velocity</td>
<td>Natural Convection</td>
</tr>
<tr>
<td>Thermal Model</td>
<td>Tablet thermal model using the Freescale SDP PCB board (8 Layers) and components including DDR3 memory and LCD display</td>
</tr>
<tr>
<td>Main Processor</td>
<td>i.MX 6Dual/6Quad 21x21 FCBGA in both the non-lidded and the lidded package</td>
</tr>
</tbody>
</table>
Tablet model showing various system components that were included in the thermal analysis.

- Batteries
- LCD
- PCB
- Polycarbonate cover
- TIM
- Heat Spreader
- Aluminum Backing plate
- Thermal gap
- PCB
### System Components

Table model showing thermal conductivity of various system components that were included in the thermal analysis

<table>
<thead>
<tr>
<th>Item</th>
<th>Components</th>
<th>Material</th>
<th>Thermal Conductivity (W/m K)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>X</td>
<td>Y</td>
</tr>
<tr>
<td>Enclosure</td>
<td>Polycarbonate</td>
<td>0.2</td>
<td>0.2</td>
</tr>
<tr>
<td>Battery</td>
<td>Compound</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>PCB</td>
<td>Compound</td>
<td>Calculated</td>
<td>Calculated</td>
</tr>
<tr>
<td>i.MX 6Dual/6Quad</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Solder and air</td>
<td>Compound</td>
<td>0.034</td>
<td>0.034</td>
</tr>
<tr>
<td>Substrate</td>
<td>Compound</td>
<td>32.9</td>
<td>32.9</td>
</tr>
<tr>
<td>Bump &amp; Underfill</td>
<td>Compound</td>
<td>0.6</td>
<td>0.6</td>
</tr>
<tr>
<td>Die</td>
<td>Silicon</td>
<td>117</td>
<td>117</td>
</tr>
<tr>
<td>Die lid interface</td>
<td>Compound</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Lid</td>
<td>Copper</td>
<td>389</td>
<td>389</td>
</tr>
<tr>
<td>Spreader</td>
<td>Copper/Graphite</td>
<td>389/600</td>
<td>389/600</td>
</tr>
<tr>
<td>TIM</td>
<td>Compound</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>LCD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LCD screen</td>
<td>Glass</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>LCD circuit</td>
<td>Compound</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>Glass plate</td>
<td>Glass</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Thermal gap pad</td>
<td>Compound</td>
<td>2.4</td>
<td>2.4</td>
</tr>
<tr>
<td>Backing plate</td>
<td>Aluminum</td>
<td>201</td>
<td>201</td>
</tr>
</tbody>
</table>
Simulation Details

PCB Components and Stack Up

Power consumption of components on Freescale SABRE SDP board, Rev B

Additional power source: LCD screen – 3W

<table>
<thead>
<tr>
<th>#</th>
<th>Part</th>
<th>Assembly name</th>
<th>Location</th>
<th>Power [W]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IMX6</td>
<td>U1</td>
<td>Up</td>
<td>5W and 2W</td>
</tr>
<tr>
<td>2</td>
<td>DDR x 4</td>
<td>U2, U3, U4, U5</td>
<td>Up/Down</td>
<td>0.26</td>
</tr>
<tr>
<td>3</td>
<td>QFN5X3</td>
<td>U18</td>
<td>Up</td>
<td>0.0015</td>
</tr>
<tr>
<td>4</td>
<td>QFN56</td>
<td>U8</td>
<td>Up</td>
<td>0.1</td>
</tr>
<tr>
<td>5</td>
<td>XTAL</td>
<td>Y500</td>
<td>Down</td>
<td>0.01</td>
</tr>
<tr>
<td>6</td>
<td>MODULE_AH</td>
<td>U19</td>
<td>Up</td>
<td>0.15</td>
</tr>
<tr>
<td>7</td>
<td>QFN48</td>
<td>U516</td>
<td>Down</td>
<td>0.08</td>
</tr>
<tr>
<td>8</td>
<td>BGA196</td>
<td>U512</td>
<td>Down</td>
<td>0.66</td>
</tr>
<tr>
<td>9</td>
<td>BAROMETER</td>
<td>U21</td>
<td>Up</td>
<td>0.005</td>
</tr>
<tr>
<td>10</td>
<td>MAX8903</td>
<td>U502</td>
<td>Down</td>
<td>0.25</td>
</tr>
<tr>
<td>11</td>
<td>MAX8815</td>
<td>U6</td>
<td>Up</td>
<td>0.25</td>
</tr>
<tr>
<td>12</td>
<td>Compass</td>
<td>U20</td>
<td>Up</td>
<td>0.001</td>
</tr>
<tr>
<td>13</td>
<td>PMIC</td>
<td>U8</td>
<td>Up</td>
<td>0.5</td>
</tr>
</tbody>
</table>

PCB Stack Up

<table>
<thead>
<tr>
<th>Layer</th>
<th>Type</th>
<th>Solder Mask</th>
<th>Thickness (mil)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Top</td>
<td>copper+plating</td>
<td></td>
<td>0.50</td>
</tr>
<tr>
<td>L1</td>
<td>TOP</td>
<td>copper</td>
<td>1.78</td>
</tr>
<tr>
<td></td>
<td>dielectric thickness</td>
<td></td>
<td>1.78</td>
</tr>
<tr>
<td>L2</td>
<td>GND Plane 1</td>
<td>copper</td>
<td>1.30</td>
</tr>
<tr>
<td></td>
<td>dielectric thickness</td>
<td></td>
<td>1.30</td>
</tr>
<tr>
<td>L3</td>
<td>Internal 1</td>
<td>copper</td>
<td>1.30</td>
</tr>
<tr>
<td></td>
<td>dielectric thickness</td>
<td></td>
<td>1.30</td>
</tr>
<tr>
<td>L4</td>
<td>Power 1</td>
<td>copper</td>
<td>1.30</td>
</tr>
<tr>
<td></td>
<td>dielectric thickness</td>
<td></td>
<td>1.30</td>
</tr>
<tr>
<td>L5</td>
<td>Power 4</td>
<td>copper</td>
<td>1.30</td>
</tr>
<tr>
<td></td>
<td>dielectric thickness</td>
<td></td>
<td>1.30</td>
</tr>
<tr>
<td>L6</td>
<td>Internal 2</td>
<td>copper</td>
<td>1.30</td>
</tr>
<tr>
<td></td>
<td>dielectric thickness</td>
<td></td>
<td>1.30</td>
</tr>
<tr>
<td>L7</td>
<td>GND Plane 2</td>
<td>copper</td>
<td>1.30</td>
</tr>
<tr>
<td></td>
<td>dielectric thickness</td>
<td></td>
<td>1.30</td>
</tr>
<tr>
<td>L8</td>
<td>Bottom</td>
<td>copper+plating</td>
<td>1.78</td>
</tr>
</tbody>
</table>
Simulation Details

PCB Top View
- Copper or Graphite Heat spreader
- i.MX 6Dual/6Quad
- DDR3 Memories

PCB Bottom View
- Thermal gap
Thermal Simulation Results
Simulated i.MX 6Dual/6Quad Power

Power = 2 W

Note: Colors denote the relative temperature and not absolute
i.MX 6Dual/6Quad reaches a temperature of 80 °C

Power = 5 W

i.MX 6Dual/6Quad reaches a temperature of 100 °C

LCD Temp 70 °C

LCD Temp 80 °C

Note: Colors denote the relative temperature and not absolute.
i.MX 6Dual/6Quad Thermal Simulation Results

Heat Spreader Advantages

The goal of these simulations was to determine what is the maximum processor power to maintain 85Deg C within the enclosure and <=105Deg C \( T_j \) on the die, with different thermal management techniques applied. Various models were created that varied the package lid options as well as the heat spreader to be used in the tablet.

<table>
<thead>
<tr>
<th>i.MX 6Dual/6Quad Package Configuration</th>
<th>Heat Spreader Option (Assumes entire PCB dimension coverage)</th>
<th>Max Power (W) (To maintain 85Deg C within the enclosure and &lt;=105Deg Tj on die)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Un-lidded</td>
<td>None</td>
<td>2.3</td>
</tr>
<tr>
<td>Lidded</td>
<td>None</td>
<td>3.5</td>
</tr>
<tr>
<td>Un-lidded</td>
<td>Graphite (eGraph SS600 0.127mm, TIM K = 2 W/m K )</td>
<td>3.6</td>
</tr>
<tr>
<td>Un-lidded</td>
<td>Graphite (eGraph SS500 0.127mm, TIM K = 17 W/m K )</td>
<td>5.6</td>
</tr>
<tr>
<td>Un-lidded</td>
<td>Copper (0.2 mm, TIM K = 17 W/m K )</td>
<td>4.6</td>
</tr>
<tr>
<td>Un-lidded</td>
<td>Copper (0.6 mm, TIM K = 17 W/m K )</td>
<td>5.7</td>
</tr>
</tbody>
</table>

The results show that using a heat spreader increases the thermal design power and hence allows running higher power consuming applications within the same thermal envelope.
### Thermal Simulation Results

#### Heat Spreader Dimensions

The goal of these simulations was to determine what is the maximum processor power with different heat spreader dimensions to be used in the tablet. The table below shows results of different heat spreaders with varying dimensions including the spreader thickness. The TIM used had a thermal conductivity $K = 17 \text{ W/m K}$.

<table>
<thead>
<tr>
<th>Heat Spreader Options</th>
<th>Max Power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>30% PCB Coverage</td>
</tr>
<tr>
<td></td>
<td>30% PCB Coverage</td>
</tr>
<tr>
<td></td>
<td>Spreader dimensions: 43x37mm</td>
</tr>
<tr>
<td><strong>Graphite</strong> (eGRAF SS500 Thickness: 0.6mm, TIM $K = 17 \text{ W/m K}$)</td>
<td>4.0</td>
</tr>
<tr>
<td><strong>Graphite</strong> (eGRAF SS400 Thickness: 0.6mm, TIM $K = 17 \text{ W/m K}$)</td>
<td>4.0</td>
</tr>
<tr>
<td><strong>Copper</strong> (K= 389 Thickness: 0.6mm, TIM $K = 17 \text{ W/m K}$)</td>
<td>3.9</td>
</tr>
<tr>
<td><strong>Copper</strong> (K= 389 Thickness: 0.2mm, TIM $K = 17 \text{ W/m K}$)</td>
<td>2.9</td>
</tr>
</tbody>
</table>

The results show that increasing the heat spreader coverage and thickness increases the thermal design power and hence allows running higher power consuming applications within the same thermal envelope.
Thermal Interface Material Selection

The goal of these simulations was to determine what is the maximum processor power with different thermal interface materials to be used in the tablet. The table below shows results of different heat spreaders with varying dimensions including the spreader thickness.

<table>
<thead>
<tr>
<th>Thermal Interface Material (TIM)</th>
<th>Max Power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(To maintain 85Deg C within the enclosure and &lt;=105Deg Tj on die)</td>
<td>30% PCB Coverage</td>
</tr>
<tr>
<td>Spread dimensions: 43x37mm</td>
<td>Spread dimensions: 43x71mm</td>
</tr>
<tr>
<td>TIM K = 2 W/m K (eGRAF SS500 Thickness : 0.6mm)</td>
<td>3.8</td>
</tr>
<tr>
<td>TIM K = 2 W/m K (eGRAF SS400 Thickness : 0.6mm)</td>
<td>3.8</td>
</tr>
<tr>
<td>TIM K = 17 W/m K (eGRAF SS500 Thickness : 0.6mm)</td>
<td>4.0</td>
</tr>
<tr>
<td>TIM K = 17 W/m K (eGRAF SS400 Thickness : 0.6mm)</td>
<td>4.0</td>
</tr>
</tbody>
</table>

The results show that increasing the thermal conductivity of the TIM does marginally increase the thermal design power which is aided by increased thermal conductivity and dimensions of the heat spreader.
Thermal Interface Comparisons

Double Sided adhesive tape

Thermally Conductive Silicone

Red Copper: 401W/(m·K)

Thermally Conductive Silicone is a better interface medium resulting in lower temperatures similar to the lidded package.

Double faced adhesive tape is not an effective thermal interface.

For the same use case run on the Freescale i.MX6Q SD REVB board the lid temperature was approximately 10 degrees cooler using the higher thermal conductivity thermal silicone grease than the double faced thermal adhesive tape.
Additional simulations were performed with the Tablet model using an example power profile. This was used to prove that short bursts of intensive processing followed by long intervals of the in idle can automatically regulate the heat without much external intervention.

Other power contributors: PCB – 1.5W constant, 7” LCD – 1W constant, LPDDR (max power) – 0.65W
Example Duty cycle considered:

- 5s at max power, 25s at of 80% of max power, 135 s at max power/2 and 135 s at low power
- System eventually reaches a steady state over time
Content

• Overview

• Thermal Management Concepts

• Thermal Attributes

• Thermal Simulations

• Software Thermal Management Techniques

• Recommendations /Conclusion

• Appendix/References
Software Thermal Management Techniques

The i.MX 6 series and the i.MX 6Dual/6Quad SoC in particular incorporates several low-power design techniques, to meet requirements of low-power design, while sustaining high performance operation when required. Even with these techniques in place managing the heat dissipated needs to be considered depending on application use case. The more intensive the use case with all major power contributors active such as the Cortex A9 cores, Graphics Processing Unit (GPU) and the DDR memories the higher the potential thermal energy that needs to be effectively dissipated.

Software Leverages Hardware

Leveraging features and power saving strategies implemented at the device and micro architectural level can have a significant impact on thermal demand. Software can take advantage of various hardware features that allow power optimization thereby managing heat dynamically and reducing the need for heat spreaders, heat sinks and metal enclosures.

This section focuses specifically on ways to improve thermal performance in by limiting the source of heat in integrated circuits: power. Although a deep dive into these features are beyond the scope of this report a few key aspects of chip level power and software thermal management techniques will be discussed in this section of the document.
## i.MX 6Dual/6Quad Software Thermal Management

<table>
<thead>
<tr>
<th>Technique</th>
<th>HW Support</th>
<th>BSP Support</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>DVFS</td>
<td>Yes</td>
<td>Yes</td>
<td>Pre defined set points defined for frequency and Bus Scaling</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Feature implemented in BSP version GA1209</td>
<td></td>
</tr>
<tr>
<td>Temperature Monitor</td>
<td>Yes</td>
<td>Yes</td>
<td>Define thresholds based on temp sensor readings</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Feature implemented in BSP version GA1209</td>
<td></td>
</tr>
<tr>
<td>Temperature Aware DVFS</td>
<td>Yes</td>
<td>Yes</td>
<td>Throttle CPU based on temp sensor readings</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Feature implemented in BSP version GA1209</td>
<td></td>
</tr>
<tr>
<td>Temperature Aware CPU Pool</td>
<td>Yes</td>
<td>No</td>
<td>Offline cores is not supported in current BSP release</td>
</tr>
<tr>
<td>Management</td>
<td></td>
<td>Feature to be implemented in future BSP release</td>
<td></td>
</tr>
<tr>
<td>Clock &amp; Power Gating</td>
<td>Yes</td>
<td>Yes</td>
<td>Gate clocks and power domains when not in use</td>
</tr>
<tr>
<td>DDR (MMDC) and I/O Power</td>
<td>Yes</td>
<td>Yes</td>
<td>Optimized ODT settings, Auto power down modes and support for frequency scaling</td>
</tr>
<tr>
<td>Optimizations</td>
<td></td>
<td>Feature implemented in BSP version GA1209</td>
<td></td>
</tr>
<tr>
<td>GPU Power Management</td>
<td>Yes</td>
<td>No</td>
<td>Reduce Core clock frequency, reducing shader clocks</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Feature to be implemented in future BSP release</td>
<td></td>
</tr>
<tr>
<td>LDO Full Bypass</td>
<td>Yes</td>
<td>Yes</td>
<td>Bypass LDO and use external PMIC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Feature implemented in BSP version GA1209</td>
<td></td>
</tr>
</tbody>
</table>

For full power management features supported please refer to the table in Appendix B
Linux Power Management Features

The architecture for power management on i.MX processors is largely driven by the underlying power management framework within operating systems such as Linux. The Linux power management architecture can be separated into separate frameworks for the CPU and peripherals. The CPU feature mapping is shown below:

<table>
<thead>
<tr>
<th>Feature</th>
<th>Linux BSP Mapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU SMP Workload Management</td>
<td>Linux Scheduler</td>
</tr>
<tr>
<td></td>
<td>• Thread Affinity</td>
</tr>
<tr>
<td></td>
<td>• Load Balancing (SCHED_MC)</td>
</tr>
<tr>
<td>CPU Operating States (run, idle, suspend)</td>
<td>CPUIdle</td>
</tr>
<tr>
<td></td>
<td>PM Core</td>
</tr>
<tr>
<td>OS Tick Suppression</td>
<td>Kernel CONFIG_NO_HZ</td>
</tr>
<tr>
<td>CPU Pool Management</td>
<td>CPU hotplug</td>
</tr>
<tr>
<td>CPU Frequency and Voltage Scaling</td>
<td>CPUfreq</td>
</tr>
<tr>
<td>Thermal Management</td>
<td>CPU hotplug CPUfreq</td>
</tr>
</tbody>
</table>
Memory Controller (MMDC) Optimizations
(Included in BSP Version GA1209)

- When possible, at lower performance use-cases, users should switch to DDR3: DLL off mode, which allows to greatly reduce the DDR frequency and thus disable or reduce termination and reduce the drive strength, which significantly reduces the power consumption of the DDR interface.

  Note: Support for drive strength reduction in DLL OFF mode is not supported in the BSP

- Transitions between DDR modes such as frequency changing add extra cost and power. Slowing requesters while keeping DDR at full speed may increase total system power.

- Cooperative Dynamic Frequency Scaling is implemented in order to keep the system “balanced” i.e. keep system in balance when DDR throughput is equal or slightly higher than total amount of requests generated by all requesters.

- Reducing the DDR frequency, while in DDR3: DLL-ON mode may be not efficient, because:
  - Reduction in DDR frequency will cause bus duty cycle to increase and thus reduces chance of automatic MMDC power saving (place memory into Self Refresh).
  - Total amount of read/write operation does not change (power is per-operation)
  - The termination is active longer, though, lowering frequency from 528Mhz to 400MHz or below may enable lowering drive strengths and termination

- A good strategy for many types of workload is to combine most activity in bursts (natively possible, for example, for typical multimedia applications, communication, etc.) and run this segment at maximal speed and then switch to DDR3: DLL-OFF mode to support “background activity” (communication, display refresh, etc.)
On Die Termination

The DRAM Interface power dissipation depends on many variables however proper termination and drive strength is key for power and thermal performance. Memory and controllers provide a host of programmable options for the drive strength of the output buffers and for the on-die termination impedance.

- The ideal settings for drive strength and ODT will also depend on the clock frequency to ensure that inter-symbol interference (ISI) effects are not introduced
- An optimized system creates smaller reflections, cleaner edge transitions and overall lower power dissipation
- DDR3 PHY power dissipation decreases significantly as the ODT termination values programmed into the DDR SDRAM are increased
- DDR PHY power is also proportional to bus activity and what type of activity is happening on the bus (e.g., Read, Write or idle)
- Due to the ODT that is active in the DDR PHY during Reads from the DDR SDRAMs, DDR PHYs typically consume more power during a Read versus a Write when the data is driven off-chip to the DRAMs.
- For more data on ODT savings please refer to the Application note AN4509 i.MX 6Dual/6Quad Power Consumption available on the Freescale Extranet.
DDR I/O Power Management
(Included in BSP Version GA1209)

- ODT settings shown below:

<table>
<thead>
<tr>
<th>Register Setting (MPODTCTRL)</th>
<th>DDR_ODT (Ohms)</th>
<th>IMX_ODT (Ohms)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x22227</td>
<td>120</td>
<td>060</td>
<td>Highest Power consumption</td>
</tr>
<tr>
<td>0x11117</td>
<td>120</td>
<td>120</td>
<td>Recommended</td>
</tr>
<tr>
<td>0x00007</td>
<td>120</td>
<td>000</td>
<td>Use only if validated on Board</td>
</tr>
<tr>
<td>0x00000</td>
<td>000</td>
<td>000</td>
<td>Not Recommended</td>
</tr>
</tbody>
</table>

- The highlighted row shows the Freescale recommended ODT setting of 0x11117 that is programmed in the MMDC MPODTCTRL register.
- 0x00007 can save about 40% DDR power compared to strongest setting(0x22227), but really depends on the customer board layout.
- Termination requires a lot of care in component-based, embedded applications.
- Freescale recommends signal integrity analysis be performed to determine the optimal output drive impedance and ODT values for the specific customer system.
Reducing I/O Power

- As we move to wider DDR interfaces with higher clock rates, the power consumed by the DDR I/O continues to grow significantly. By using peripheral DVFS to lower the DDR clock rate to a frequency that adapts to memory bus loading, it may be possible to lower the DDR I/O drive strength at lower frequencies. This particular feature is planned for the next BSP release.

- In other cases where the DDR is placed into self-refresh, the DDR I/O can be floated or lowered to minimum drive allowed by JEDEC.

- Modifying the DDR drive strength must be done by code that is executing from a memory region other than DDR (for example, IRAM).

- No access to DDR (including page table walks, cache misses, alternate bus master accesses) is allowed while the DDR I/O pads are being reconfigured.

Enabling Auto Power Saving

- Additional power savings can be achieved by enabling auto power saving mode, which will allow the DDR memory to automatically enter self-refresh mode when there are no DDR accesses for a configurable time. The default setting is 1024 clock cycles which can be optimized based on the customer use case and application.

DDR Memory Selection

- Consider LPDDR2 over DDR3. Although LPDDR2 may be at a higher price premium, it draws less power than DDR3 devices. In addition, since LPDDR2 does not have a DLL, eliminating the complexity of managing DDR3:DLL on and off modes for frequency scaling. DDR3L is also an available memory choice for further reducing DDR power consumption.
To use DVFS, predefined policies are employed that govern when to switch between set points in the application. In the Linux BSP release, there is operating system support for managing DVFS via CPUFreq utilities, and is comprised of a driver and one or more governors. The Linux BSP has a set of governors that can be used to optimize the DVFS subsystem based on the needs of the application.

Example governors exist for performance, power, userspace, and ondemand. The userspace governor allows applications to control when, specifically, to move between OPPs. The ondemand governor scales up when there is high CPU utilization and down when there is low CPU utilization. The CPUFreq framework allows applications to subscribe to DVFS change events.

Please refer to the CPUFreq section of the Linux kernel documentation for more information.
The ARM Frequency (CPUFreq) interactive governor when enabled will auto scale the CPU frequency according to the CPU loading.

- The supported ARM CPU frequency and ARM core Voltage (VDDARM_CAP) set points are available in the i.MX 6Dual/6Quad Data Sheet:
  - Specifically, when the new target frequency is higher (resulting from moving to a higher set point), the voltage is increased first, followed by the core frequency.
  - When the new target frequency is lower (resulting from moving to a lower set point), the core frequency is reduced first, followed by the voltage reduction.
  - To balance the power saving and performance, the interactive governor can act upon the CPU Load. The CPU frequency adjustment is determined by the percentage of CPU loading.

For example, if the CPU loading is about 75%, then the CPU frequency will be 996MHz * 75% = 747 MHz,

Hence the CPU freq driver will adjust the ARM core frequency to the 792 MHz set point.
CPU Pool Management

- For multi-core systems such as the i.MX 6Dual/6Quad processors, it is possible to add and remove available cores from the CPU pool.
- This CPU pool management was originally designed to allow hot-swapping of CPU boards on multi-core systems without taking the entire system offline.
- In embedded systems, cores can be removed from the available CPU pool during periods of low CPU loading or when managing the temperature.
- The cores removed from the CPU pool can remain in a low-power state or possibly powered off entirely if the architecture allows.
- Aggregating the CPU workload onto fewer cores can reduce overhead associated with threads migrating to different cores and maintaining coherency between the cores.
- The Linux BSP mapping of this feature is referred to CPU Hotplug and is briefly described in the following section.
CPU Pool Management

CPU Hotplug

- **CPU hotplug** is a Linux kernel framework that places CPU’s on/offline
- **CPU hotplug** can be used for power savings
  - The scheduler does not assign processes to CPU offline
  - The scheduler can add or remove CPU’s by **CPU Hotplug**
- SCHED_MC manages the spread of work load among online CPU’s

- **CPU hotplug** can be utilized for both CPU Pool management as well as Thermal Management
- During system operation as defined thermal thresholds are reached the thermal driver will remove one of the secondary cores
- If the system temperature keeps increasing, the thermal driver will continue to remove additional cores until only the primary CPU0 core is left running
- When the temperature falls back to the safe range, all additional cores that were removed will be bought back online
- **Note:** **CPU hotplug** is not currently supported as a mechanism for thermal management in the current BSP GA release
BUS Frequency Scaling
(Included in BSP Version GA1209)

- DVFS for ARM and scaling the frequencies of the DDR, AXI, AHB, and IPG bus clocks can significantly reduce the power consumption.

- However, due to the reduced operation frequency, the accesses to the DDR take longer, which increases the power consumption of the DDR I/O and memories.

- This tradeoff needs to be taken into account for each mode, to quantify the overall affect on system power.

- Algorithms used to scale internal bus frequencies ideally should match the bus bandwidth required for the current use case. In the absence of bus monitors, it may be possible to scale bus frequencies based on the activity of bus masters.

- It is also important to determine, if the system is “memory” bounded or “processing” bounded in target use cases and different stages of execution within the use case.
BUS Frequency Scaling
(Included in BSP Version GA1209)

- Enable the BUS freq driver to auto scale the bus frequency utilizing the 4 set points as shown in the table below:

<table>
<thead>
<tr>
<th>DDR freq (MHz)</th>
<th>AXI (MHz)</th>
<th>AHB (MHz)</th>
<th>Power saved</th>
</tr>
</thead>
<tbody>
<tr>
<td>528</td>
<td>264</td>
<td>132</td>
<td>Full Speed</td>
</tr>
<tr>
<td>400</td>
<td>200</td>
<td>133</td>
<td>Mid speed</td>
</tr>
<tr>
<td>50 (DLL off)</td>
<td>50</td>
<td>25</td>
<td>Audio bus mode</td>
</tr>
<tr>
<td>24 (DLL off)</td>
<td>24</td>
<td>24</td>
<td>Low bus mode</td>
</tr>
</tbody>
</table>

- The BUS freq driver will work in the following manner:
  - If high speed device clocks are enabled, bus frequency scaling not performed and continue to run at full speed;
  - If no high speed devices are enabled, but CPU freq is not at lowest set point, run at mid speed;
  - If no high speed devices are enabled and CPU freq is at the lowest set point, but audio module is enabled, run in the audio bus mode;
  - If no high speed devices are enabled and CPU freq is at the lowest set point, and audio module is not enabled, run in the low bus mode;
Clock Gating & Power Domain Control
(Included in BSP Version GA1209)

Clock Gating

- Maintain clock parent/children dependency in clock tree, all drivers need to disable their clocks when they are not active.
- The clock driver framework to auto disable all the clocks whose use count is 0. This ensures all unused clocks are disabled.
- If aggressive clock gating is utilized (run-fast-and-stop), then Dynamic Frequency Scaling (DFS) offers little benefit and could actually increase power due to longer bus duty cycles.

Power Gating

- Power gate unused domains under certain use cases, such as the PU domain when system is in low power audio mode and system idle mode.
- The GPUs and VPU are part of the PU power domain, which can be powered off by power gating their corresponding LDO. The PU domain is managed by GPU/VPU drivers. Support for this feature is planned for the next BSP Release.
- The bus freq driver performs this when migrating into low power audio or system idle modes.
  
  (For a definition of these low power modes please refer to AN4509 i.MX 6Dual/6Quad Power Consumption Measurement available on the Freescale Extranet)

- The PU domain is automatically restored when the system exits from these two modes.
- Other domains can be power gated depending on the application use case.
Clock Gating & Peripheral Power
(Included in BSP Version GA1209)

Management of peripheral clocks is critical in the reduction of dynamic power for the peripheral domain. The dynamic power consumed by a peripheral module is roughly proportional to the frequency of operation. In addition, significant power is consumed by the clock tree itself. A variety of clock management strategies for peripherals including the following:

- Manual clock gating by software via clock gating registers and automatic clock gating (hardware triggered) when the system enters low-power operating modes (WAIT, STOP)
- Auto-slow logic provided by software that can reduce the speed of internal buses such as AHB or AXI during low utilization periods.
- If aggressive clock gating is utilized (run-fast-and-stop), then DFS offers little benefit and could actually increase power due to longer bus duty cycle.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Linux BSP Mapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peripheral Clock Management</td>
<td>Device Driver</td>
</tr>
<tr>
<td></td>
<td>Clock Framework</td>
</tr>
<tr>
<td>PLL Management (enable/disable)</td>
<td>Clock Framework</td>
</tr>
<tr>
<td>Peripheral Power Gating</td>
<td>Device Driver</td>
</tr>
<tr>
<td></td>
<td>Regulator API</td>
</tr>
<tr>
<td>Peripheral/Bus DVFS</td>
<td>Clock Framework</td>
</tr>
<tr>
<td>I/O Power Management</td>
<td>Device Driver</td>
</tr>
<tr>
<td>Voltage Regulator Control</td>
<td>Regulator API</td>
</tr>
</tbody>
</table>
PHY

- PHY’s can consume considerable power if the circuits are left enabled
- The recommendation is to place all unused PHY’s to the lowest power state such as SATA, HDMI and PCIe

IO Power

- The IOMUX pads should be set to lowest power setting when system is in suspend mode
- All unnecessary PU/PD resistors should be disabled
- Set DDR type IO pads to CMOS mode if possible, specifically for the RGMII segment
- Suspend code is run in IRAM allowing for lower leakage on DDR I/O pads by lowering the drive strengths

*Note*: In the current BSP release the DDR IO is set to CMOS mode only in DSM mode
Thermal Monitor & Protection
(Included in BSP Version GA1209)

Overview

- The temperature sensor module (TEMPMON) implements a temperature sensor/conversion function based on a temperature-dependent voltage to time conversion. A self-repeating mode can also be programmed which executes a temperature sensing operation based on a programmed delay.

- The module features an alarm function that can raise an interrupt signal if the temperature is above a specified threshold. The current BSP release implements the interrupt signal to notify a system reboot for critical temperature.

- CPUFreq works with the temperature monitor driver to ensure that the frequency of the core is lowered when the die temperature is above the specified limit. The current BSP release supports CPUFreq.
Software Thermal Driver

- **Software** can use this module to monitor the on-die temperature and take appropriate actions such as throttling back the core frequency or off lining a core when a temperature interrupt is set. The thermal driver requires calibrated parts and reads the calibration data from the fuses.

- The thermal driver implements three threshold points for temperature – critical, hot and active
  - **Critical**: when the measured on die temperature exceeds the critical threshold → reboot the system (protection mechanism to prevent damage). For the Linux BSP GA1209 Release this threshold is programmed to 100 °C. The thermal driver checks the temperature, and only permits the system to boot up if the temperature is below 80 °C.
  - **Hot**: when the on die temperature exceeds the hot threshold → reduce the frequency. If the temperature keeps increasing, continue to reduce the frequency using *CPU Freq*. For the Linux BSP GA1209 Release this threshold is programmed to 90 °C.
  - **Active**: when the on die temperature drops below the active threshold → restore the previous *CPU Freq* driver determined maximum ARM core frequency. For the Linux BSP GA1209 Release this threshold is programmed to 80°C.

- The number of thresholds and respective actions for each, is completely defined in software and can hence be easily modified to cater to the customer specific requirements

- The thermal driver works with *CPU Freq mechanism*. In future BSP releases *CPU hotplug* will also be supported as a cooling device.
DFS Based on CPU Temperature

As an example for a given CPU loading the CPU freq set point is 996MHz and the temperature exceeds the cpu_hot threshold. The CPU thermal driver will adjust the CPU Freq governor’s cpu_max_freq to the next lower set point (792MHz). As a result, the CPU frequency is automatically lowered below the cpu_max_freq.

If the CPU temperature keeps increasing, the thermal driver will again automatically lower the cpu_max_freq to the next set point (396MHz).

The number of thresholds and respective actions for each, is completely defined in software.
GPU Thermal Management

**Memory or Processing Bounded**

- For high performance multimedia use cases such as 3D playback, thermal and power management of the GPU3D core become essential.
- Such use cases not only utilize the GPU but are also very DDR memory intensive hence increasing the total system power (DDR + IO).
- It is important to determine, if the system is “memory” bounded or “processing” bounded in target use cases that utilize multiple high performance IP. This is also required for different stages of execution within the use case.
- This determination assists in identifying where the power and heat is being generated hence allows users to throttle the correct master.
- In theory, run fast and idle is the best strategy as graphics workloads can be variably sensitive to render latency.
- The DVFS strategy for CPU and GPU/VPU/IPU should be “run fast” if “processing” bounded case and frequency downscaling for processing modules in “memory” bounded cases.
GPU Thermal Management

The GPU software driver enables all the power management techniques/features implemented in GPU3D design and the driver does reasonable management of these features

**Internal Clock Gating**
- GPU3D facilitates efficient power/clock management policy internally:
  - Fine granular clock gating system that efficiently gate clocks for many modules that temporarily are not active (This feature is enabled by default in the software driver that is part of the current BSP release)
  - It has monitors and software may control internal clock rate modulation

**GPU Frequency Scaling**
- For further temperature reduction users can control the GPU performance and in particular the frequency at which the GPU and its sub components run
- The thermal driver can inform the GPU to do perform frequency scaling when the device temperature reaches a certain threshold
- GPU can be programmed to scale all of its clocks such as the AXI, shader and core clock. Depending on the use case the impact of scaling various internal GPU clocks varies, since not all use cases will require all sub components of the GPU. A general understanding of the profile of the power intensive use case assists in frequency scaling the correct sub component
- This temperature aware GPU frequency scaling feature will be incorporated in the post GA BSP release
Full Digital Bypass Mode

- The i.MX6 series power management system was built under assumption that in typical applications the single (and simple) shared power supply will be used for ARM core domain and SoC domain.
- The combined load gains some efficiency, especially in low power modes and can save BOM costs significantly.
- In high power mode (highest DVS set-point) the internal regulators (LDOs) are bypassed and have a very small residual resistance (like regular power gating FETs).
- Thus, using LDO bypass, customers in certain applications may implement a regular DVS based system using a software controllable external PMIC.
- While i.MX6 is in low power mode the external PMIC could be switched from normal (PWM) regulation to some of its power saving modes and reduce the voltage drop over internal LDOs.
- i.MX6 has dedicated signal to control external DCDC/PMIC switching between normal operations (PWM regulation) and low power modes.
- Potential power savings in LDO Bypass mode which will translate directly to thermal savings.
- The BSP already supports full bypass for customers that have a programmable PMIC such as PF0100.
Recommendations /Conclusion

Simulation Results

- Freescale recommends customers to perform thermal simulations on their final form factor device to determine the maximum thermal design power.

- When the measured system power for the worst case use cases exceeds this maximum processor power to maintain 85 °C within the enclosure and less than 105 °C junction temperature, thermal management techniques need to be applied.
  
  - Simulation results with a tablet mechanical model using a Freescale SDP PCB board and components with 5W and 2W use cases at ambient temperature of 25 °C shows that the device temperature reaches to 100 °C and 80 °C respectively.
  
  - LCD screen temperatures were ~ 80 °C and 70 °C for 5W and 2W use cases respectively (Additional heat generating components such as DDR3, LCD(3W) included).
Recommendations /Conclusion

Graphite Heat Spreaders

- Various passive thermal management techniques were presented. The most effective from a performance aspect is the graphite heat spreader.

- Simulation results show that increasing the heat spreader coverage and thickness increases the thermal design power and allows running higher power consuming applications within the same thermal envelope.

- Simulation results showed that with the heat spreader the non lidded package heat dissipation was similar to a lidded package if the heat spreader was applied properly.

- There was minimal impact on results due to the change from copper to graphite heat spreader as the main contributor to the temperature decrease was the spreader thickness and dimensions.

- The graphite spreader reduced the overall temperature gradient within the device and the enclosure touch temperature.

- Increasing the thermal conductivity of the thermal gap filler and interface material marginally improved the system heat dissipation.

- Simulations have shown that for 5.6 W and above, incorporation of a spreader alone will not suffice, and additional thermal management techniques will be required to hold the junction temperatures within specification.
Recommendations /Conclusion

Software Thermal Management

- The i.MX 6Dual/6Quad SoC incorporates several low-power design techniques and leveraging features and power saving strategies implemented at the device and micro architectural level can have a significant impact on the thermal demand. Heat in an embedded system is a by product of power and the best way to generate less heat is to consume less power.
- Software can take advantage of various hardware features that allow power optimization thereby managing heat dynamically and reducing the need for heat spreaders, heat sinks and metal enclosures.
- Various software thermal management techniques were presented that enable customers to remain within the defined thermal enveloped.
- A summary of the power management framework within operating systems such as Linux was presented in the context of thermal management. These features such as Temperature Aware DVFS allow throttling of the CPU frequency to reduce the temperature when above the software defined temperature thresholds.
- Significant power and thermal savings have been seen with DDR Controller and memory optimizations such as On Die Termination.
- Software features that have been made available in the GA 1209 Linux BSP release have been highlighted along with additional features planned for future BSP releases.
### Appendix A - DDR Interface Power Variables

<table>
<thead>
<tr>
<th>Issue Affecting Power</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Width</td>
<td>More data bits = more active power</td>
</tr>
<tr>
<td>Number of Ranks</td>
<td>More ranks = more ODT termination during Writes and more capacitance load on Address &amp; Command channel</td>
</tr>
<tr>
<td>Channel Data Rate</td>
<td>Higher data rate = more power consumption</td>
</tr>
<tr>
<td>Ratio of Reads to Writes to Idle cycles on the data bus</td>
<td>Reads use ODT in the PHY and consume power in the input buffers. Writes consume power in the output drivers</td>
</tr>
<tr>
<td>Activity ratio of the Address/Command bus</td>
<td>The more switching you have, the more power you consume in external capacitance</td>
</tr>
<tr>
<td>Data Switching activity</td>
<td>The more switching you have, the more power you consume in external capacitance</td>
</tr>
<tr>
<td>Drive strength &amp; ODT values in the DRAM</td>
<td>Smaller ODT values = higher system power</td>
</tr>
<tr>
<td>Drive strength &amp; ODT values in the PHY</td>
<td>Lower impedance drive = higher system power</td>
</tr>
<tr>
<td>Termination resistor value for Address/Command bus</td>
<td>Smaller termination values = higher system power</td>
</tr>
<tr>
<td>Process Technology</td>
<td>Core power (VDD) varies with feature size. Higher VDD = higher power</td>
</tr>
<tr>
<td>PVT</td>
<td>Traditional process, voltage, temperature effects</td>
</tr>
<tr>
<td>Pin Loading</td>
<td>Traditional $CV^2F$ power</td>
</tr>
</tbody>
</table>
## Appendix B  i.MX 6Dual/6Quad SoC Power Management Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>Active SoC Power</th>
<th>Standby SoC Power</th>
<th>System Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP flavor of 40nm process</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>Minimized number of LVT transistors</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td><strong>Temperature monitoring and active frequency throttling</strong></td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARM DVFS</td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ARM SRPG (software)</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>ARM Power Gating (Internal switches)</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td><strong>VPU &amp; GPU3D Power Gating</strong></td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>Well biasing</td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td><strong>Clock gating (automatic dynamic and forced)</strong></td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Integrated PMU (IR drop, efficiency, accuracy)</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td><strong>C4 package (IR drop, thermal)</strong></td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Independent Power gating of IO supplies</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td><strong>Architecture: L2 cache, Video/Audio/Graphics acceleration</strong></td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Architecture: USB, PCIe, SATA, HDMI, LVDS integration</strong></td>
<td></td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td><strong>Low power DDR: LPDDR2, LV-DDR3</strong></td>
<td></td>
<td></td>
<td>✓</td>
</tr>
</tbody>
</table>
Appendix C
Thermal Measurement Glossary

- For standardized thermal performance values, the thermal performance is determined per the JEDEC standards.
- The thermal performance of a package is typically determined on both a single signal layer test board (1s) and on a multi-layer test board (2s2p)
- A single number is generally used to quantify the temperature rise of the circuitry with respect to a specified external location. The thermal resistance value, Theta-JX, where “X” is the external location, is calculated as

\[
\text{Theta-JX} = R_{\theta JX} = \frac{T_J - T_X}{\text{Power}}
\] 

Equation 1

- The temperature difference between the hottest spot on the circuitry (junction) and location “X” is divided by the power dissipation in Equation 1
- Equation 1 also indicates that Theta-JX (\(\theta_{JX}\)) is used interchangeably with the notation R\(\theta_{JX}\). The latter is the official JEDEC notation.
Appendix C
Thermal Measurement Glossary

Theta-JA ($R_{\theta JA}$)
- Junction to ambient thermal resistance in moving air, Theta-JA ($R_{\theta JA}$) is determined according to EIA/JESD51-6
- Theta-JA is also used to represent the junction-to-ambient thermal resistance obtained on a 2s2p test board in natural convection
- This thermal resistance is recommended in applications where the device is dissipating most of the power, and the device is mounted on a multi-layer board
- If airflow is present, the Theta-JA values can be used as a first estimate to determine if the package will function without a heat sink

Theta-JC ($R_{\theta JC}$)
- Junction-to-case thermal resistance, Theta-JC ($R_{\theta JC}$) is determined using the basic cold plate guidelines described by MIL-STD 883D, Method 1012.15 as the reference specification
- Normally Theta-JC is measured with a thin layer of thermal grease
- Theta-JC is interpreted to be the resistance between the junction and topside of the package when all the heat leaves the top portion of the exposed die
- Theta-JC is used during heat sink selection to meet a specific thermal requirement
Appendix C
Thermal Measurement Glossary

**Theta-JB \( (R_{\theta JB}) \)**

- Junction-to-board thermal resistance, Theta-JB \( (R_{\theta JB}) \) is measured or simulated according to JEDEC /JESD51-8
- This parameter shows the thermal resistance between the junction and the board at the perimeter of the package.
- The resulting thermal resistance is recommended in applications where there is a specified maximum board temperature in a natural convection environment or in an enclosed environment.
- Customers can also use this value in system level thermal simulations as part of a two-resistor representation, in conjunction with Theta-JC \( (R_{\theta JC}) \).
Measuring Junction to Board Thermal Resistance

- For surface mount devices, most of the heat is dissipated to the board and then to the rest of the environment.
- Hence, the thermal resistance to the board is the most important thermal path.
- It is determined per the JEDEC specification JESD51-8.

\[ R_{\theta JB} \text{ or } \theta_{JB} = \frac{(T_J - T_B)}{P} \]

- Board temperature measured with thermocouple soldered to trace at center of package
- Requires 2s2p Test Board
- Insulation
- Cooling Channels
Determining the Junction Temperature

- Customers need to verify junction temperature for components in their application
- The Thermal Characterization Parameter ($\Psi_{JT}$ or Psi-JT) meets that need
- It varies slightly with air flow however normally report natural convection values

Thermocouple should be made with 40 gauge wire with both wire and bead attached to the top center of the package with thermally conductive epoxy. Wire routed next to package body.

Test method defined in JESD51-2.
Sealed Box, small vertical spacing,

**Specify:** Max Board Temperature ($T_B$) and Maximum Case Temperature ($T_C$)

- The thermal performance of the component is determined by the board temperature.
- The component will have much better thermal performance relative to nearby ambient temperatures than would be predicted by Theta-JA.
- The nearby ambient temperature is closer to the board temperature for small enclosures.
- The board temperature also represents the temperature of the largest heat sink available to the part.

If vertical spacing small, then no convection air flow and $T_B$ is less than few °C hotter than $T_A$. 
### Appendix C

**Standard Set of Thermal Resistances**

<table>
<thead>
<tr>
<th>Rating</th>
<th>Medium</th>
<th>Symbol</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction to Ambient</td>
<td>Single layer board (1s)</td>
<td>$R_{\theta JA}$</td>
<td>°C/W</td>
<td>1,2</td>
</tr>
<tr>
<td>Natural Convection</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction to Ambient</td>
<td>Four layer board (2s2p)</td>
<td>$R_{\theta JA}$</td>
<td>°C/W</td>
<td>1,2</td>
</tr>
<tr>
<td>Natural Convection</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction to Ambient (@200 ft/min)</td>
<td>Single layer board (1s)</td>
<td>$R_{\theta JA}$</td>
<td>°C/W</td>
<td>1,3</td>
</tr>
<tr>
<td>(2s2p)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction to Ambient (@200 ft/min)</td>
<td>Four layer board (2s2p)</td>
<td>$R_{\theta JA}$</td>
<td>°C/W</td>
<td>1,3</td>
</tr>
<tr>
<td>(2s2p)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Junction to Board</td>
<td></td>
<td>$R_{\theta JB}$</td>
<td>°C/W</td>
<td>4</td>
</tr>
<tr>
<td>Junction to Case</td>
<td></td>
<td>$R_{\theta JC}$</td>
<td>°C/W</td>
<td>5</td>
</tr>
<tr>
<td>Junction to Package Top</td>
<td>Natural Convection</td>
<td>$\theta_{JT}$</td>
<td>°C/W</td>
<td>6</td>
</tr>
</tbody>
</table>

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 with the single layer board horizontal. Single layer board per JEDEC specifications such as JESD51-3, JESD51-5, JESD51-9, and others.

3. Junction to moving air thermal resistance per JEDEC JESD51-6 with the board horizontal. Board per JEDEC specifications.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. *For exposed pad packages where the pad would be expected to be soldered, junction to case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance. For exposed die flip chip packages, a theoretical less than 0.1 C/W is used.*

6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
# Appendix D

## Heat Sink Effects on Thermal Resistance

Heat sinks increase the rate of power dissipation through the top of the exposed die and also decrease the resistance by increasing the surface area.

Example calculation of $T_{case}$ and Max power based on previous thermal resistance values with a heat sink:

- $P_{D\text{Max}} = T_{j\text{Max}} - T_A / \Theta_{ja}$
- Ambient = 25 deg C
- $T_{j\text{Max}} = 105$ deg C
- $T_A = 25$ deg C

$$P_{D\text{Max}} = (105 - 25) / 22 = 3.6\text{W} \text{ (without heatsink)}$$

<table>
<thead>
<tr>
<th>Typical Power</th>
<th>Rating</th>
<th>Board</th>
<th>$\Theta_{ja}$ Value</th>
<th>Value with Heat sink</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 W</td>
<td>Junction to Ambient (Natural Convection)</td>
<td>2s2P Test board</td>
<td>22 C/W</td>
<td>7 C/W</td>
</tr>
</tbody>
</table>
Appendix D
Heat Sink Selection

- Theta-JC is used during heat sink selection to meet a specific thermal requirement
- Theta-JC is interpreted to be the resistance between the junction and topside of the package when all the heat leaves the top portion of the exposed die
- The addition of a heat spreader will improve the thermal performance of the FC-PBGA package and may permit operation without a heat sink
- Specific heat sinks are not provided because of the range of applications and environments that customers use
- Reference heat sinks may be provided to help customers estimate the heat sink requirements

\[ T_J = T_A + (R_{0JC} + R_{0CS} + R_{0SA}) \times P \]

- Simple view of Heat Sinks assuming all the heat flows to the heat sink
- Customer models must consider heat flow path though the heat sink and the heat flow to the printed circuit board

Heat Sink \( R_{0SA} \)
Sink to ambient

Interface \( R_{0CS} \)
Case to sink

Package \( R_{0JC} \)
Junction to case
Appendix D: Heat Sink Effects on Thermal Resistance

Table: Thermal Resistance with Heat Sink in Open Flow, No Lid

<table>
<thead>
<tr>
<th>Heat Sink with Thermal Grease</th>
<th>Air Flow</th>
<th>Thermal Resistance (°C/W)</th>
<th>Thermal Resistance (°C/W), better HS TIM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wakefield 53 x 53 x 25 mm Pin Fin</td>
<td>Natural Convection</td>
<td>6.9</td>
<td>6.4</td>
</tr>
<tr>
<td></td>
<td>0.5 m/s</td>
<td>4.3</td>
<td>3.7</td>
</tr>
<tr>
<td></td>
<td>1 m/s</td>
<td>3.3</td>
<td>2.7</td>
</tr>
<tr>
<td></td>
<td>2 m/s</td>
<td>2.8</td>
<td>2.2</td>
</tr>
<tr>
<td></td>
<td>4 m/s</td>
<td>2.5</td>
<td>1.9</td>
</tr>
<tr>
<td>Aavid 35x31x23 mm Pin Fin</td>
<td>Natural Convection</td>
<td>9.2</td>
<td>8.7</td>
</tr>
<tr>
<td></td>
<td>0.5 m/s</td>
<td>5.5</td>
<td>5.0</td>
</tr>
<tr>
<td></td>
<td>1 m/s</td>
<td>4.6</td>
<td>4.1</td>
</tr>
<tr>
<td></td>
<td>2 m/s</td>
<td>4.0</td>
<td>3.4</td>
</tr>
<tr>
<td></td>
<td>4 m/s</td>
<td>3.5</td>
<td>3.0</td>
</tr>
<tr>
<td>Aavid 30x30x9.4 mm Pin Fin</td>
<td>Natural Convection</td>
<td>12.9</td>
<td>12.6</td>
</tr>
<tr>
<td></td>
<td>0.5 m/s</td>
<td>8.7</td>
<td>8.4</td>
</tr>
<tr>
<td></td>
<td>1 m/s</td>
<td>6.9</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td>2 m/s</td>
<td>5.4</td>
<td>4.9</td>
</tr>
<tr>
<td></td>
<td>4 m/s</td>
<td>4.5</td>
<td>4.0</td>
</tr>
<tr>
<td>Aavid 43x41x16.5 mm Pin Fin</td>
<td>Natural Convection</td>
<td>9.3</td>
<td>8.9</td>
</tr>
<tr>
<td></td>
<td>0.5 m/s</td>
<td>5.9</td>
<td>5.4</td>
</tr>
<tr>
<td></td>
<td>1 m/s</td>
<td>4.5</td>
<td>4.0</td>
</tr>
<tr>
<td></td>
<td>2 m/s</td>
<td>3.6</td>
<td>3.0</td>
</tr>
<tr>
<td></td>
<td>4 m/s</td>
<td>3.0</td>
<td>2.4</td>
</tr>
</tbody>
</table>

- Simulations with heat sinks were done with the package mounted on the 2s2p thermal test board.
- The standard thermal interface material was a typical thermal grease, thermal resistance 67 C-mm2/W
- The better thermal interface material assumed a Shin-Etsu x23-7772-4 thermal resistance of 25 C-mm2/W
Appendix E

Thermal Heat Spreader Example

- Teardown Photos: RIM Playback
- Source: [http://www.ifixit.com/Teardown/BlackBerry-PlayBook-Teardown/5265/1#.T8kAB1KRMgc](http://www.ifixit.com/Teardown/BlackBerry-PlayBook-Teardown/5265/1#.T8kAB1KRMgc)

Graphite heat spreader used to Cool CPU and Memory

Graphite heat spreader used to Shield heat from reaching the back cover

Graphite Heat spreader Easily cut into any dimension to spread heat into other components
Appendix E
Thermal Heat Spreader Example

- Teardown Photos: Kindle Fire
- Source: http://www.ifixit.com/Teardown/Kindle-Fire-Teardown/7099/1#.T8kCmlKRMgf
- Source: http://www.youtube.com/watch?v=MGLn1TVAlTQ

CPU/Memory Complex
Shield and thermal contact
Graphite heat spreader used to evenly spread heat over LCD display
Metal sheet (heat spreader and rigidity). Direct contact with CPU’s metal shield
Thermal gap filler underneath the processor
Appendix E
Thermal Heat Spreader Example

- Teardown Photos: Apple iPAD3
- Source: http://www.ifixit.com/Teardown/iPad-3-4G-TearDown/8277/3

EMI shield is in direct contact with back of device. Thus acts as EMI as well as thermal spreader.
Two aluminum heat spreaders, one coupled to a lower case made of die cast magnesium alloy, the other to an upper case of ABS plastic, were used to cool a processor by natural convection only. Thermally conductive silicon gap pads were used to conduct heat from the microprocessor and PCB to the rigid aluminum heat spreaders. One disadvantage of this design was that the case touch temperature immediately below the heat source was high.

The following modifications improved the systems thermal management:

- Replacement of the rigid aluminum spreaders with flexible graphite heat spreaders
- Thermally insulating elastomeric materials were placed between the graphite and the case and were used to press the graphite against the heat source.
- The anisotropy of the graphite, combined with the insulation of the elastomer, eliminated the hot spot on the case beneath the processor heat source.
- The spreader was designed to lie on top of the components and held in place by the contact pressure generated by the case.
- The temperature gradient in the hardware components was significantly modified by the spreaders. The graphite spreaders transferred heat from the hottest component into the cooler surrounding components.
- Increasing either spreader thickness or in-plane thermal conductivity further improved the heat flow and reduced the overall temperature gradient in the components.
References

8. AN4509 i.MX 6Dual/6Quad Power Consumption, Freescale Semiconductor, Inc., 2012.
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM Cortex™-A9 is a trademark of ARM Limited.

© Freescale Semiconductor, Inc. 2012. All rights reserved.