Implementation of a 128-Point FFT on the MRC6011 Device

by Zhao Li, Hirokazu Higa, and Ed Martinez

The Fast Fourier Transform (FFT) is an efficient way to compute the Discrete-time Fourier Transform (DFT) by exploiting symmetry and periodicity in the DFT. Because it is so efficient, the algorithm is implemented on many DSPs and hardware platforms for real-time applications. FFT applications include not only DSP but also spectrum analysis, speech processing, and filter designs where filter coefficients are determined according to the frequency response of the filter. The frequency response of a filter can be obtained by taking the Discrete Fourier Transform of its impulse response. Conversely, given the frequency response samples in the frequency domain, the time domain impulse response can be computed by taking the inverse DFT. For any discrete time sequences, the frequency components or spectral components can be obtained by taking the FFT on the discrete time sequences.

This application note describes how a 128-point FFT is implemented on the Freescale Semiconductor MRC6011 reconfigurable compute fabric (RCF) device, which has an array of processors working in parallel. FFT butterflies are normally performed sequentially. However, the MRC6011 device has 16 processors that can perform 16 simultaneous butterflies. The RCF programming techniques to achieve this parallelism are the subject of this application note. We begin with a look at the parallel RCF architecture, which is the basis for the parallel butterfly operations on the RC array. Also, we describe the effects of finite-precision arithmetic relative to the MRC6011 device and the FFT results.

CONTENTS
1 Basics of Fast Fourier Transform ......................... 2
  1.1 Decimation in Time and in Frequency .............. 2
  1.2 Radix-2 and Radix-4 .................................................. 4
  1.3 Bit-reversal ................................................................. 6
2 MRC6011 Architecture Overview .......................... 9
  2.1 Frame Buffer .............................................................. 8
  2.2 RC Array ................................................................. 9
3 FFT on the MRC6011 Device ............................... 9
  3.1 Data Organization for Parallel Computing .......... 9
  3.2 Input Data Storage in Frame Buffer ................. 10
  3.3 Twiddle Factor Storage in Frame Buffer ............. 10
  3.4 Transposition for Bit Reversal ......................... 11
  3.5 Post-Transpose Data Organization .................. 15
  3.6 Parallel Butterfly Operations ......................... 15
  4 Fixed Point and Precision Issues ..................... 22
  4.1 Input Data Analysis ................................................. 23
  4.2 Butterfly Output Scaling .................................. 24
  4.3 Rounding Operation on RC ............................... 26
5 Performance and Error Analysis .......................... 26
  6 Summary ................................................................. 28
7 References ............................................................... 29

© Freescale Semiconductor, Inc., 2004. All rights reserved.
1 Basics of the Fast Fourier Transform

The DFT is the basis of the fast Fourier transform. The DFT of a finite-length sequence of length $N$ is defined as follows:

$$X[k] = \sum_{n=0}^{N-1} x[n]W_N^{kn}, \quad k = 0,1,\ldots,N-1,$$

Equation 1

Where $W_N = e^{-j(2\pi/N)}$. The Inverse Discrete Fourier Transform is given by

$$x[n] = \frac{1}{N} \sum_{k=0}^{N-1} X[k]W_N^{-kn}, \quad n = 0,1,\ldots,N-1.$$

Equation 2

In these two equations, both $x[n]$ and $X[k]$ can be complex, so $N$ complex multiplications and $(N-1)$ complex additions are required to compute each value of the DFT if we use Equation 1 directly. Computing all $N$ values of the frequency components requires a total of $N^2$ complex multiplications and $N(N-1)$ complex additions. To improve efficiency in computing the DFT, the properties of symmetry and periodicity of $W_N$ are exploited, and they are described as follows:

1. $W_N^{k[N-n]} = W_N^{-kn} = (W_N^{kn})^*$ (Complex conjugate symmetry)
2. $W_N^{kn} = W_N^{k(n+N)} = W_N^{(k+N)n}$ (Periodicity in $n$ and $k$)

To simplify the notation of the two preceding expressions, we let $r=(kn)$mod$(N)$ so that the property of symmetry becomes $W_N^{r+N/2} = -W_N^r$ and the property of periodicity is $W_N^{r+N} = W_N^r$. The $W_N^r$ are often referred to as the twiddle factors in FFT computation, where $W_N = e^{-j2\pi/N} = \cos(2\pi/N) - j\sin(2\pi/N)$ is the $N^{th}$ root of unity.

1.1 Decimation in Time and Frequency

FFT algorithms decompose the DFT of a time domain sequence of length $N$ into successively smaller DFTs—a divide and conquer strategy. Among the variety of divide and conquer algorithms are decimation in time (DIT) and decimation in frequency (DIF). DIT decomposes the time sequence $x[n]$ into successively smaller sub-sequences until there are only two elements in the sequences for a radix-2 DFT. Figure 1 and Figure 2 show the decimation process for a time sequence of eight elements.
Equation 3 demonstrates the decimation in time principle and is derived from the Equation 1, with the help of the symmetry and periodicity properties.

\[
X[k] = \sum_{r=0}^{(N/2)-1} x[2r]W_N^{rk} + W_N^k \sum_{r=0}^{(N/2)-1} x[2r+1]W_N^{rk}
\]

\[
= G[k] + W_N^k H[k], \quad k = 0,1,...,N-1.
\]

Equation 3

DIF algorithms decompose the sequence of DFT coefficients \(X[k]\) into successively smaller sub-sequences. Figure 3 illustrates the decimation process in the discrete frequency sequence of eight. Alternatively, the N-point DFT can be represented in terms of successively smaller sequences with N/2 frequency samples. Figure 3 illustrates the decimation process for a discrete frequency of eight.
Basics of the Fast Fourier Transform

Figure 3. Decimation in Frequency of an N-Point DFT into Two (N/2)-Point DFT (N = 8)

Similar to DIT, the DIF principle is illustrated in the following equations, also originating from Equation 1.

\[
X[2r] = \sum_{n=0}^{(N/2)-1} (x[n] + x[n + N/2])W_{N/2}^{nr}, r = 0, 1, \ldots, (N/2) - 1.
\]

\[
X[2r + 1] = \sum_{n=0}^{(N/2)-1} (x[n] - x[n + (N/2)])W_{N/2}^{nr}W_{N/2}^{nr}, r = 0, 1, \ldots, (N/2) - 1.
\]

Equation 4

Equation 5

1.2 Radix-2 and Radix-4

The radix-2 FFT algorithm breaks the DFT calculation down into several 2-point DFTs, each consisting of a multiply-and-accumulate (MAC) operation called a bufferfly, as shown in Figure 4.

Figure 4. Radix-2 Butterfly
Figure 5 shows a radix-4 butterfly.

![Radix-4 Butterfly](image)

If the FFT number of points is a power of 2, the successive decomposition results in 2-point butterflies. If the number of points in an FFT is a power of 4, the FFT can be broken down into several 4-point DFTs. The twiddle factors of a radix-4 FFT possess the unique property that they belong to the set of \( \{1, -1, j, -j\} \). Therefore, the radix-4 FFT requires fewer complex multiplications but more additions than the radix-2 FFT for the same number of points. The radix-4 FFT is more efficient than the radix-2 FFT, so its hardware implementation is simpler. The implementation of the radix-4 FFT is beyond the scope of this application note, which focuses on a radix-2 decimation in time implementation.

For an \( N \)-point FFT, the FFT algorithm decomposes the DFT into \( \log_2 N \) stages, each of which consists of \( N/2 \) butterfly computations. Each butterfly takes two complex numbers \( x_{re}[k_1] + jx_{im}[k_1] \) and \( x_{re}[k_2] + jx_{im}[k_2] \) and computes from them two other numbers,

\[
G[k_1] = x_{re}[k_1] + jx_{im}[k_1] + W_N^q x_{re}[k_2] + jx_{im}[k_2] \\
G[k_2] = x_{re}[k_1] + jx_{im}[k_1] - W_N^q x_{re}[k_2] + jx_{im}[k_2]
\]

Where

\[
W_N^r = e^{-j2\pi r/N} = \cos\left(\frac{2\pi r}{N}\right) - j\sin\left(\frac{2\pi r}{N}\right)
\]

Figure 6 shows the 2-point butterfly operation.

![Radix-2 Butterfly Operation](image)
If we define

\[ C = \cos(2\pi r / N) \quad \text{and} \quad S = \sin(2\pi r / N) \quad \text{Equation 9} \]

The 2-point butterfly output in Equation 6 and Equation 7 can be formulated as follows:

\[ G[k_1] = x_{re}[k_1] + x_{im}[k_2]C + x_{im}[k_2]S \]
\[ + j\{x_{im}[k_1] + x_{im}[k_2]C - x_{re}[k_2]S\} \]
\[ = G_{re}[k_1] + jG_{im}[k_1] \quad \text{Equation 10} \]

\[ G[k_2] = x_{re}[k_1] - \{x_{re}[k_2]C + x_{im}[k_2]S\} \]
\[ + j\{x_{im}[k_1] - x_{im}[k_2]C + x_{re}[k_2]S\} \]
\[ = G_{re}[k_2] + jG_{im}[k_2] \quad \text{Equation 11} \]

Where

\[ G_{re}[k_2] = 2x_{re}[k_1] - G_{re}[k_1] \]
\[ G_{im}[k_2] = 2x_{im}[k_1] - G_{im}[k_1] \quad \text{Equation 12} \]

This relationship in Equation 12 can be used to simplify the computation of the second output.

### 1.3 Bit Reversal

The radix-2 FFT needs bit-reversed data ordering; that is, the MSBs become LSBs and the LSBs become MSBs. Table 1 shows an example of bit-reversal with an 8-point input sequence.

<table>
<thead>
<tr>
<th>Decimal Number</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary Equivalent</td>
<td>000</td>
<td>001</td>
<td>010</td>
<td>011</td>
<td>100</td>
<td>101</td>
<td>110</td>
<td>111</td>
</tr>
<tr>
<td>Bit reversed Binary</td>
<td>000</td>
<td>100</td>
<td>010</td>
<td>110</td>
<td>001</td>
<td>101</td>
<td>011</td>
<td>111</td>
</tr>
<tr>
<td>Decimal Equivalent</td>
<td>0</td>
<td>4</td>
<td>2</td>
<td>6</td>
<td>1</td>
<td>5</td>
<td>3</td>
<td>7</td>
</tr>
</tbody>
</table>

Bit reversal is convenient for in-place computation of an FFT. With bit reversal of the input sequence, the output sequence is ordered normally from 0 to N – 1.

### 2 MRC6011 Architecture Overview

The MRC6011 processor is the first Freescale device based on the RCF core. It is a highly integrated system-on-a-Chip (SoC) that combines six reconfigurable RCF cores into a homogeneous compute node. The six RCF cores reside in two RC modules containing three RCF cores each. The RCF cores on the MRC6011 device instantiate the 2 × 8 processing array depicted in Figure 17. Both RC modules are accessible via an antenna slave interface and two slave I/O Interfaces. Each antenna interface can interact with up to 16 antennas, and each RCF core can manipulate the data from two antennas. The processed data goes either to one of the two slave I/O bus interfaces (industry-wide DSP device-compatible) or to another RCF core in the same or the adjacent module. At 250 MHz,
the six-core MRC6011 device delivers a peak performance of 24 giga complex correlations per second with a sample resolution of 8 bits for I and Q inputs each—or up to 48 giga complex correlations per second at a resolution of 4 bits.

The Freescale RCF technology is designed to meet the processing needs of computationally intensive tasks such as the FFT. The Freescale MRC6011 RCF device is a highly effective device on which to implement the FFT. The RCF core technology of the MRC6011 device is based on an array of processing elements that combines efficient parallel computing with fast and flexible reconfiguration and data routing. Figure 7 shows the highly parallel architecture of the RCF core. The array of processors perform DSP-like operations for compute intensive algorithms in many applications. The RCF core contains the array of reconfigurable cells (RCs), the RC controller, a context memory that acts as the RC program memory, and a frame buffer that is the data memory of the RC array.

The data and instruction memory of the RC controller resides outside the RCF core and is associated with an ICache and a DCache. The sequence generator and interleaver interact only with other internal core components and are designed for CDMA operations. The input buffer receives data from outside with a 32-bit input bus, and the DMA controller handles all other data and RC array program transfers from external memory space. Multiple cores can interconnect via internal and external buses to expand the RCF parallelism with arbitrators and glue logic. Multiple cores can perform more parallel computations with careful programming of the shared resources.

Figure 7. RCF Core with $8 \times 2$ Reconfigurable Cells

Implementation of a 128-Point FFT on the MRC6011 Device, Rev. 0
The RC controller executes the main control process of an application and schedules every execution cycle of the processing array. The actual array instructions reside in the context memory. The wide interconnect path between the context memory and the RC array allows single-cycle reconfiguration of the processing units. The DMA controller is the interface to the main system bus. The input buffer connects to the antenna input ports and appropriately interleave and combines the data for efficient writes into the frame buffer. The following sections describe the frame buffer and RC array to clarify how parallel FFT butterflies are performed on this architecture.

### 2.1 Frame Buffer

The frame buffer is a dual-port RAM that connects one side to the RC controller, RC array, and interleaver, and the other side to the DMA controller, input buffer, and sequence generator via a separate 128-bit bus. The frame buffer is organized in rows (horizontally) and banks (vertically) to facilitate easy data transfer to and from the RC array. Since the RC array is organized into two rows of eight RCs each, there are eight two-byte banks in the frame buffer.

As shown in Figure 8, an Omega network between the frame buffer and the RC array routes data into the RC array for computation in each RC. The Omega network can broadcast a byte or a 16-bit word into all RCs so that all RCs process the same data. Alternatively, the Omega network can transfer a row of data into the RCs column-wise so that each RC processes different data. The 128-point FFT application employs both of these data routing mechanisms.

The 40 KB frame buffer is organized into 2560 rows × 16 bytes per row. In the 128-point FFT computation, input data and twiddle factors are both 16-bit integers or 16-bit fixed-point numbers (−1.0 to +1.0), so there are eight input data or twiddle factors in each frame buffer row. Section 3 describes how the entire 128 complex data input samples and the various twiddle factors are stored to support parallel butterfly operations on the RC array.
2.2 RC Array

The 16-element RC array operates using the same clock as the RC controller that schedules array operations. Each RC can complete a MAC operation, so the array performs a maximum of 16 MACs on each core clock cycle. The RC array takes data directly from the frame buffer through the Omega network to perform operations on data already in the RC registers. Depending on the application, the intermediate results are either temporarily stored in one of the sixteen registers in each RC or they are output back to the frame buffer rows for subsequent computing. Sometimes, data exchange between two or more cells is needed. Sophisticated inter-cell connections enable the cells to exchange data items in selected rule-governed ways to feed data to locations where it is needed on the next clock cycle. In the 128-point FFT application, with decimation in time, the bit reversal of the input data requires this type of operation to generate the 128-point complex frequency components in normal order.

3 The FFT on the MRC6011 Device

The 128-point complex input samples are 16-bit two’s complement fixed-point real and imaginary numbers with a value between –1.0 and +1.0 and in the following format:

```
| Bit 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| S      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
```

Since the frame buffer is organized into 128-bit rows, each row can store eight 16-bit real or eight 16-bit imaginary numbers. For complex numbers, the first row usually stores the real parts and the next row stores the imaginary parts, as shown in Table 2.

<table>
<thead>
<tr>
<th>Bytes 0/1</th>
<th>2/3</th>
<th>4/5</th>
<th>6/7</th>
<th>8/9</th>
<th>10/11</th>
<th>12/13</th>
<th>14/15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data[0].re</td>
<td>Data[2].re</td>
<td>Data[3].re</td>
<td>Data[4].re</td>
<td>Data[5].re</td>
<td>Data[6].re</td>
<td>Data[7].re</td>
<td></td>
</tr>
</tbody>
</table>

Alternatively, the real parts and the imaginary parts can be grouped together and occupy consecutive rows if they are to be accessed one after the other. We choose this type of storage over the one shown in Table 2 for the following reasons:

- Reading consecutive rows of real or imaginary numbers into RC registers is simple. Conveniently, the input data is transposed for bit reversal in the RC registers.
- The twiddle factors are not loaded into the RC registers for the butterfly operations. It is more efficient if real parts of the twiddle factors are collocated in consecutive rows of the frame buffer.

3.1 Input Data Storage in the Frame Buffer

The 128 complex input samples are stored so that 128 real numbers occupy 16 rows of the frame buffer and 128 imaginary numbers occupy another 16 rows of the frame buffer, as illustrated in Figure 9.
Since the input data is transposed to produce the bit-reversed input for a decimation in time FFT, the initial data organization in the frame buffer is not crucial. The input data are signed 2’s complement 16-bit fixed-point numbers between –1.0 and +1.0.

### 3.2 Twiddle Factor Storage in Frame Buffer

The organization of the twiddle factors in the frame buffer is important for the butterfly operations because the MAC operation takes the twiddle factor as an argument directly from the frame buffer (see Figure 10). Both real and imaginary twiddle factors for every stage of the butterfly operation are accessed with two pointers pointing to the two parts of the twiddle factors, respectively. The twiddle factors are 2’s complement 16-bit fixed-point numbers between –1.0 and +1.0. For easy access during the butterfly operations, the stage 1 twiddle factor is a single twiddle factor that coincides with the first of the stage 2 twiddle factors.
The imaginary (or sine) part of the twiddle factors is stored immediately after the real (or cosine) part of the twiddle factors. Each part of the twiddle factors has an associated pointer that is updated during the butterfly operations only when the frame buffer offset exceeds the limit of addressability of the instruction, which is 64.

### 3.3 Transposition for Bit Reversal

The bit reversal of 128 complex input data requires two 128-element transpositions. Each 128-element transposition has two simultaneous 64-element transpositions on the top and bottom rows of the RC array. The transposition is performed for the 128 real numbers and then for the 128 imaginary numbers. The steps in the transposition are as follows:

1. Set up circular buffer 0.
2. Load 64 real numbers into the R0, R4, R2, R6, R1, R5, R3, and R7 registers of the first row of RCs in the array.
3. Load the next 64 real numbers into the R0, R4, R2, R6, R1, R5, R3, and R7 registers of the second row of RCs in the array.
4. Transpose both rows to shuffle the 128 real numbers:
   \[
   \begin{align*}
   R0 \rightarrow R7 & \rightarrow R8 \rightarrow R15 \\
   R0 \rightarrow R7 & \rightarrow R0 \rightarrow R7
   \end{align*}
   \]
5. Push the G5–G8 data to the frame buffer and reshuffle the G1–G4 data for the butterfly.

Before the transposition begins, circular buffer 0 is selected and initialized to point to the beginning of the input data in the frame buffer so that data can be loaded into the RC registers without incurring pointer updates. The code for circular buffer set-up and consecutive frame buffer row loading is listed in **Example 1**.

**Example 1.** RCF Circular Buffer Initialization and Frame Buffer Row Loading

```c
_DEC_CIRCULAR_BUFFER_SELECT = 0;
_DEC_AUTOINCREMENT0 = (unsigned long)psiFBInputData;
MORPHO_ASM( psiFBInputData )

/** LOAD INPUT DATA **/
/***** Row0 *****/
/* Load input data(Re0-63)*/
CELL(0, *):OUT_REG R0=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(0, *):OUT_REG R4=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(0, *):OUT_REG R2=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(0, *):OUT_REG R6=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(0, *):OUT_REG R1=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(0, *):OUT_REG R5=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(0, *):OUT_REG R3=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(0, *):OUT_REG R7=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
/***** Row1 *****/
/* Load input data(Re64-127)*/
CELL(1, *):OUT_REG R0=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(1, *):OUT_REG R4=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(1, *):OUT_REG R2=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(1, *):OUT_REG R6=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(1, *):OUT_REG R1=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(1, *):OUT_REG R5=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(1, *):OUT_REG R3=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
CELL(1, *):OUT_REG R7=BYP{FB++{16,OMEGA_RT, COL_BUS, WORD}};
```

Implementation of a 128-Point FFT on the MRC6011 Device, Rev. 0

Freescale Semiconductor
At the end of the real input data loading, the input data are interleaved and are ready for the final shuffling to complete the transpose operation. **Figure 11** shows the layout of the data at this stage.

**Figure 11.** 128-Point Input Data Loaded into the RC Registers in Top and Bottom Rows of the RC Array

**Figure 12** shows that the transposition of the two $8 \times 8$ matrices simultaneously completes in the top and bottom rows of the RC array.

**Figure 12.** 128-Point Input Data Completed Transpose in Top and Bottom Rows of the RC Array
The shuffling that brings the data format from that in Figure 11 to that in Figure 12 uses the connectivity of the RCs within quadrants and the available fast lanes between the quadrants of the RCs. Eight cycles are required to complete this final shuffling operation. The code segment for this operation is listed in Example 2.

Example 2. RCF Code to Transpose Two 8 × 8 Matrices with One on Each Row

```c
/** 8X8 TRANSPOSE OF SYMBOLS [R0-R7]->[R8-R15] **/

MORPHO{//1.cycle
    CELL(*,0):R0  R8 =BYP(R0(*,0));
    CELL(*,1):R1  R9 =BYP(R1(*,1));
    CELL(*,2):R4  R12=BYP(R2(*,4));///<Expr lane right->left
    CELL(*,3):R5  R13=BYP(R3(*,5));///<Expr lane right->left
    CELL(*,4):R2  R10=BYP(R4(*,2));///<Expr lane left->right
    CELL(*,5):R3  R11=BYP(R5(*,3));///<Expr lane left->right
    CELL(*,6):R6  R14=BYP(R6(*,6));
    CELL(*,7):R7  R15=BYP(R7(*,7));
}

MORPHO{//2.cycle
    CELL(*,0):R1  R9 =BYP(R0(*,1));
    CELL(*,1):R0  R8 =BYP(R1(*,0));
    CELL(*,2):R5  R13=BYP(R2(*,5));///<Expr lane right->left
    CELL(*,3):R4  R12=BYP(R3(*,4));///<Expr lane right->left
    CELL(*,4):R3  R11=BYP(R4(*,3));///<Expr lane left->right
    CELL(*,5):R2  R10=BYP(R5(*,2));///<Expr lane left->right
    CELL(*,6):R7  R15=BYP(R6(*,7));
    CELL(*,7):R6  R14=BYP(R7(*,6));
}

MORPHO{//3.cycle
    CELL(*,0):R6  R14=BYP(R0(*,6));///<Expr lane right->left
    CELL(*,1):R7  R15=BYP(R1(*,7));///<Expr lane right->left
    CELL(*,2):R2  R10=BYP(R2(*,2));
    CELL(*,3):R3  R11=BYP(R3(*,3));
    CELL(*,4):R4  R12=BYP(R4(*,4));
    CELL(*,5):R5  R13=BYP(R5(*,5));
    CELL(*,6):R0  R8 =BYP(R6(*,0));///<Expr lane left->right
    CELL(*,7):R1  R9 =BYP(R7(*,1));///<Expr lane left->right
}

MORPHO{//4.cycle
    CELL(*,0):R7  R15=BYP(R0(*,7));///<Expr lane right->left
    CELL(*,1):R6  R14=BYP(R1(*,6));///<Expr lane right->left
    CELL(*,2):R3  R11=BYP(R2(*,3));
    CELL(*,3):R2  R10=BYP(R3(*,2));
    CELL(*,4):R5  R13=BYP(R4(*,5));
    CELL(*,5):R4  R12=BYP(R5(*,4));
    CELL(*,6):R1  R9 =BYP(R6(*,1));///<Expr lane left->right
    CELL(*,7):R0  R8 =BYP(R7(*,0));///<Expr lane left->right
```
After the 128 real numbers are transposed and transferred into the R[8–15] registers of the RC array, the 128 imaginary numbers are read from the frame buffer to repeat the same transpose operations in registers R[0–7]. At this time, both the real and imaginary parts have completed the bit reversal. However, the $128 \times 2 = 256$ data items occupy all 16 (registers/cell) $\times$ 16 cells = 256 registers in the RC array, leaving no room for further operations. To continue with subsequent butterfly operations, we can keep only half of the transposed (or bit reversed) data in the RC array and move half of the data out to the frame buffer for temporary storage, making 128 registers available for butterfly operations.

The bit reversed data is organized into groups of 16 complex samples to form eight groups of data. Groups 1 to 4 are selected to stay in the RC registers, and Groups 5 to 8 are temporarily placed into the frame buffer.
3.4 Post-Transpose Data Organization

The 128 complex data are divided into eight groups, each with 16 complex numbers, as shown in Figure 13. Simultaneous butterfly operations are performed in stages within groups and between groups to reach the final FFT results.

<table>
<thead>
<tr>
<th></th>
<th>G1</th>
<th>G2</th>
<th>G3</th>
<th>G4</th>
<th>G5</th>
<th>G6</th>
<th>G7</th>
<th>G8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell 0</td>
<td>0</td>
<td>4</td>
<td>2</td>
<td>6</td>
<td>1</td>
<td>5</td>
<td>3</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>68</td>
<td>66</td>
<td>70</td>
<td>65</td>
<td>69</td>
<td>67</td>
<td>71</td>
</tr>
<tr>
<td>Cell 1</td>
<td>32</td>
<td>36</td>
<td>34</td>
<td>38</td>
<td>33</td>
<td>37</td>
<td>35</td>
<td>39</td>
</tr>
<tr>
<td></td>
<td>96</td>
<td>100</td>
<td>98</td>
<td>102</td>
<td>97</td>
<td>101</td>
<td>99</td>
<td>103</td>
</tr>
<tr>
<td>Cell 2</td>
<td>16</td>
<td>20</td>
<td>18</td>
<td>22</td>
<td>17</td>
<td>21</td>
<td>19</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>80</td>
<td>84</td>
<td>82</td>
<td>86</td>
<td>81</td>
<td>85</td>
<td>83</td>
<td>87</td>
</tr>
<tr>
<td>Cell 3</td>
<td>48</td>
<td>52</td>
<td>50</td>
<td>54</td>
<td>49</td>
<td>53</td>
<td>51</td>
<td>55</td>
</tr>
<tr>
<td></td>
<td>112</td>
<td>116</td>
<td>114</td>
<td>118</td>
<td>113</td>
<td>117</td>
<td>115</td>
<td>119</td>
</tr>
<tr>
<td>Cell 4</td>
<td>8</td>
<td>12</td>
<td>10</td>
<td>14</td>
<td>9</td>
<td>13</td>
<td>11</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>72</td>
<td>76</td>
<td>74</td>
<td>78</td>
<td>73</td>
<td>77</td>
<td>75</td>
<td>79</td>
</tr>
<tr>
<td>Cell 5</td>
<td>40</td>
<td>44</td>
<td>42</td>
<td>46</td>
<td>41</td>
<td>45</td>
<td>43</td>
<td>47</td>
</tr>
<tr>
<td></td>
<td>104</td>
<td>108</td>
<td>106</td>
<td>110</td>
<td>105</td>
<td>109</td>
<td>107</td>
<td>111</td>
</tr>
<tr>
<td>Cell 6</td>
<td>24</td>
<td>28</td>
<td>26</td>
<td>30</td>
<td>25</td>
<td>29</td>
<td>27</td>
<td>31</td>
</tr>
<tr>
<td></td>
<td>88</td>
<td>92</td>
<td>90</td>
<td>94</td>
<td>89</td>
<td>93</td>
<td>91</td>
<td>95</td>
</tr>
<tr>
<td>Cell 7</td>
<td>56</td>
<td>60</td>
<td>58</td>
<td>62</td>
<td>57</td>
<td>61</td>
<td>59</td>
<td>63</td>
</tr>
<tr>
<td></td>
<td>120</td>
<td>124</td>
<td>122</td>
<td>126</td>
<td>121</td>
<td>125</td>
<td>123</td>
<td>127</td>
</tr>
</tbody>
</table>

Figure 13. Data Partitioned into Groups for Parallel Butterflies

3.5 Parallel Butterfly Operations

An FFT with 128-point input data is composed of seven stages of butterfly operations. In the first four stages, 16 data samples from the same group are used in the butterfly computation. No data exchange is necessary between different groups. However, in stage 5, data exchange between groups is needed. For example, G1 data and G2 data form butterflies in stage 5. The butterfly span increases as the number of stages increases. In stage 7, G1 data work with G5 data to complete butterflies of the final stage.

If we partition the data of the 8-point DIT FFT into groups of 2, stage 1 of this particular FFT needs data only from its own group, and stage 2 requires data with increased distance—that is, from G1 and G3 or G2 and G4. The last stage of this FFT requires data with a distance of half the FFT length, as shown in Figure 14.

The first half of the 128-point input data is independent of the second half of the data until stage 7 of the FFT. Taking this into consideration, as well as the number of registers available in RCs for the FFT computations, we divide the 128-point FFT into three steps. In the first step, G1–G4 are register-resident while the first six stages of their butterfly computations are performed. Then the intermediate results from the first six stages of G1–G4 data are sent to the frame buffer for temporary storage. In the second step, G5–G8 are moved into the RC registers to perform the first six stages of the butterfly operations and the intermediate results from these groups stay in the RC. In the last step, the partial results of G5–G8 in RC the registers are paired with those of G1–G4 in the frame buffer to form the butterflies of stage 7 and complete the 128-point FFT.
The procedure for computing the 128-point FFT on the RCF architecture is summarized as follows:

1. Groups 1–4 are in stage 1 for six butterfly operations.
2. The intermediate results are of groups 1–4 are sent to the frame buffer.
3. Groups 5–8 are in stage 1 for six butterfly operations.
4. (G1, G5), (G2, G6), (G3, G7), (G4, G8) are paired to complete stage 7 butterfly operations.
5. The final results are output to the frame buffer.

Since each group has 16 data items, eight butterflies can be formed. One row of RCs can perform eight butterflies simultaneously, so the $2 \times 8$ RC array can perform 16 simultaneous butterfly operations. In step one, for example, the group 1 and group 2 butterfly operations are simultaneously performed on the first and second rows of the RC array. Next are the group 3 and group 4 butterfly operations for stage 1. The following sections explain how the basic 2-point butterfly operation is performed on the RCs. Examples are presented from stage to stage.

### 3.5.1 2-point Butterfly Operation on RC

In Example 3, the group 1 (G1) butterfly operations are performed on the top row of the RC array, and the G2 butterfly operations are performed on the bottom row. Each cell gets two complex samples. The results of the butterfly operation are inputs to the butterfly operation at the next stage. A total of 16 butterfly operations are performed in parallel, and each cell computes one butterfly at a time. The code segment in Example 3 shows how the 16 butterflies are simultaneously performed on the RC array.
Example 3. Parallel Butterfly Operations without Scaling Down

```c
_DEC_CIRCULAR_BUFFER_SELECT = 0;
_DEC_AUTOINCREMENT0 = (unsigned long)psiFBInputData;

/* Stage1 */
/* G1,G2[Re,Im] = k1[R4,R0], k2[R5,R1], tmp = R8,R9 */
CELL{*,*} R13 = MULSIH{FB{psiFBInputTwiddleCos, 0, OMEGA_BR2, COL_BUS, WORD},R5, R14} << 1;
CELL{*,*} R12 = MULSIH{FB{psiFBInputTwiddleCos, 0, OMEGA_BR2, COL_BUS, WORD},R1, R14} << 1;
CELL{*,*} R11 = MULSIH{FB{psiFBInputTwiddleSin, 0, OMEGA_BR2, COL_BUS, WORD},R1, R14} << 1;
CELL{*,*} R10 = MULSIH{FB{psiFBInputTwiddleSin, 0, OMEGA_BR2, COL_BUS, WORD},R5, R14} << 1;
CELL{*,*} NOP{);
CELL{*,*} R13 = ADD{R13, R11};
CELL{*,*} R12 = SUB{R12, R10};
CELL{*,*} R8 = ADD(R4, R13);
CELL{*,*} R9 = ADD(R0, R12);
CELL{*,*} R4 = MULSIL(R15,R4,R8);
CELL{*,*} R0 = MULSIL(R15,R0,R9);
```

With reference to Equation 10, the first four cycles compute $x_r[k_2]C$, $x_m[k_2]C$, $x_m[k_2]S$ and $x_r[k_2]S$ with rounding, respectively. All R14 registers hold a value of 0x8000. They are first sign extended to 0xFFFF8000 and then subtracted from the products so that the sixteenth bit is rounded to improve precision in the 128-point FFT.

The NOP operation is for MAC pipeline delay when an ADD instruction follows a MAC instruction. The four cycles after the NOP compute the real and imaginary parts $G_r[k_1]$ and $G_m[k_1]$ of $G[k_1]$. The last two cycles compute $G_r[k_2]$ and $G_m[k_2]$ to complete the stage 1 butterfly operations for G1 and G2. Table 3 provides the notation for the input/output and intermediate results.

Table 3. Symbols of Input/Output and Intermediate Results of the 128-point FFT

<table>
<thead>
<tr>
<th>Symbols</th>
<th>Buttery Input</th>
<th>Stage 1 Output</th>
<th>Stage 2 Output</th>
<th>Stage 3 Output</th>
<th>Stage 4 Output</th>
<th>Stage 5 Output</th>
<th>Stage 6 Output</th>
<th>Stage 7 Output</th>
</tr>
</thead>
</table>

Figure 15 shows a complete picture of the stage 1 butterfly operation on the RC array for G1 and G2 data, which matches the code segment described in Example 3. The top portion of the figure shows the eight parallel butterfly operations for G1 data, and the lower portion shows another eight parallel butterfly operations for G2 data. In each cell are two complex samples or four 16-bit values stored in registers R4, R0, R5, R1, respectively. The R4{0,*} notation indicates the R4 register in every cell in the first row of the RC array. The R4 registers hold the real portions of half of the G1 samples. The corresponding imaginary portions are in R0{0,*} of these cells.
As indicated in the code segment of **Example 3**, the outputs of the butterflies go into \( R8, R9, R4, R0 \) of all 16 cells of the RC array, which are addressed as \( R8\{*,*\} \). Stage 1 butterfly operations are formed within individual cells. As shown in **Figure 14**, the butterfly span increases with each stage. To continue with the 16 parallel butterfly computations as in stage 1 for subsequent stages, data regrouping is needed. Data regrouping is handled via register exchanges on the RC array.

![Stage 1 Butterfly Operations](image)

**Figure 15.** Sixteen Butterfly Operations in Parallel for the Group 1 and Group 2 Data

### 3.5.2 Data Regrouping

From stage 1 to stage 6, data regrouping is required at the end of each stage because of the increased butterfly spans. Data regrouping changes the original butterfly data flow as the intermediate nodes are regrouped. The change is not a problem if the first four stages of the butterfly operations are regrouped since butterflies are formed from within the groups. It is not a problem either when the group boundary is crossed to form the butterflies for stages 5 through 7 since all groups perform the same exchanges. **Figure 16** shows an example of data regrouping for stage 2 of Group 1 data. The output nodes are stored in registers \( R8, R9, R0, \) and \( R4 \). If no regrouping occurred for this data, the butterfly operations would have been performed across the cell boundary, which is not efficient on an RC array. The data samples used in a particular computation (in general) are better aligned column-wise for efficient computation. Data regrouping simplifies the next butterfly operation. Data regrouping for stage 2 swaps data items with neighboring cells to transform inter-cell butterflies to intra-cell butterflies.
The FFT on the MRC6011 Device

Implementation of a 128-Point FFT on the MRC6011 Device, Rev. 0

Freescale Semiconductor

19

Figure 16. Data Regrouping for Stage 2 of Butterfly Operations for Group 1 Data

Figure 17 shows data regrouping for stage 3 of G1 data, which has a larger butterfly span than the previous stage. The data from cell 1 must be swapped with data in cell 3 and also for cells (2,4), (5,7), (6,8). These data exchanges convert the butterflies in row 2 of Figure 17 into intra-cell butterflies in row 3 of the figure.
The FFT on the MRC6011 Device

Figure 17. Data Regrouping for Stage 3 of Butterfly Operations for Group 1 Data

Figure 18 shows data regrouping for stage 4 of G1 data, with data exchanges among cell pairs (1,5), (2,6), (3,7), (4,8). A comparison of Figure 16 through Figure 18 demonstrates that data regrouping effectively shrinks the spans of the butterflies at each stage so that the parallel butterflies shown in Figure 15 can continue for subsequent stages. At the end of stage 4, data regrouping causes an exchange of data between the two rows of RCs. At the end of stage 5, data regrouping causes an exchange of data by swapping registers so that Group 1 and Group 3 are paired to form butterflies. For the last stage, the register-resident groups (G5 to G8) must pair with the groups in the frame buffer (G1 to G4) to form butterflies. Continuously regrouping data causes the 16 parallel butterflies at each stage to be performed in virtually the same way within respective cells. Example 4 shows a code segment for data regrouping in Group 1 data for stage 2. The data is regrouped in four RC cycles to prepare it for the next stage of FFT butterfly operations.
Figure 18. Data Regrouping for Stage 4 of Butterfly Operations for Group 1 Data

Example 4. Code Segment for Data Regroup of Group 1 Data

```c
/* Result of G1,G2[Re,Im] = k1[R8,R9], k2[R4,R0] */
/* data(G1,G2) regroup for stage 2 */
MORPHO{
    CELL(*,0) R5 = BYP{R8{*,$+1}};
    CELL(*,2) R5 = BYP{R8{*,$+1}};
    CELL(*,4) R5 = BYP{R8{*,$+1}};
    CELL(*,6) R5 = BYP{R8{*,$+1}};
    CELL(*,1) R5 = BYP{R4};
    CELL(*,3) R5 = BYP{R4};
    CELL(*,5) R5 = BYP{R4};
    CELL(*,7) R5 = BYP{R4};
}
MORPHO{
    CELL(*,0) R1 = BYP{R9{*,$+1}};
    CELL(*,2) R1 = BYP{R9{*,$+1}};
    CELL(*,4) R1 = BYP{R9{*,$+1}};
    CELL(*,6) R1 = BYP{R9{*,$+1}};
    CELL(*,1) R4 = BYP{R4{*,$-1}};
    CELL(*,3) R4 = BYP{R4{*,$-1}};
    CELL(*,5) R4 = BYP{R4{*,$-1}};
    CELL(*,7) R4 = BYP{R4{*,$-1}};
}
```
4 Fixed-Point and Precision Issues

For FFT on fixed-point processors such as the MRC6011 device, finite precision is limited by the number of bits available in the number representation and by the effects of finite arithmetic operations (truncation and rounding). It is important to understand that the magnitude of the complex FFT data changes through the various stages of calculation. Figure 20 shows how two complex numbers at the input of the DIT butterfly combine to give two outputs. First, Vector B is multiplied by the twiddle factor. Since all twiddle factors in the FFT have the form $e^{-j\theta}$ which has unit magnitude, the magnitude of $B'$ is the same as that of B. Multiplication by the twiddle factor is nothing more than a rotation of the vector B over the angle $\theta$. The vectors $B'$ and $A$ are next added and subtracted to give the butterfly outputs C and D, respectively.
**Figure 20.** Vector Representation of the DIT Butterfly

**Figure 21** shows that the largest magnitude occurs when the vectors \( B' \) and \( A \) line up so that the magnitude of \( C \) (if \( B' \) and \( A \) point in the same direction) or \( D \) (\( B' \) and \( A \) point in opposite directions) is the sum of the magnitudes of \( A \) and \( B' \).

It should also be clear that either the magnitude of \( C \) or the magnitude of \( D \) is at least equal to the magnitude of the larger of the two vectors \( A \) and \( B \). This leads to the relationship:

\[
\max(|A|, |B|) \leq \max(|C|, |D|) \leq 2\max(|A|, |B|) \tag{13}
\]

We can see that the complex numbers at the output stages of the butterflies grow in magnitude from stage to stage. The maximum growth as given by **Equation 13** is a factor of two per stage or *one bit-per-pass*.

### 4.1 Input Data Analysis

The MRC6011 device is a fixed-point processor that uses 16 bits to represents integers \(-1.0 \leq x < 1\). When an FFT is implemented on the MRC6011 device, the internal results of the FFT must not exceed these values at any one time. The previous discussion shows that the magnitude of the complex numbers can grow by a total factor of \( N \) or \( \log_2 N \) bits in an \( N \)-point FFT. Because of the twiddle factor rotation, real and imaginary parts of the complex numbers can...
at any time equal their magnitude (they become either purely real or purely imaginary). Therefore, the magnitude of the FFT input data must be limited by $M < 1.0/N$. For a real-input 128-point FFT, the absolute value of the input equals the magnitude and therefore must satisfy $|x(nT)| < \frac{1}{128}$.

We can achieve this bound by scaling the input data so that it resides in the lower 6 bits of the 16-bit word, yielding 10 guard bits to accommodate the worst case growth. For a complex input FFT, we must account for the imaginary part, and the bounds must not become as follows:

$$
\begin{align*}
\text{Real Part:} &\quad -\frac{0.5}{128} \leq |R[nT]| \leq \frac{0.5}{128} \\
\text{Imaginary Part:} &\quad -\frac{0.5}{128} \leq |I[nT]| \leq \frac{0.5}{128}
\end{align*}
$$

This requirement forces the input data to be scaled so that it resides in the lower five bits of the input data. While scaling satisfies the requirements to avoid overflow, it has a detrimental effect in that precision is lost in the input data because the magnitude of the butterfly increases at every stage. However, this growth can be avoided by scaling the outputs of all of the FFT butterflies by a factor of 0.5 (one bit). Since this scaling is uniform through the FFT (because all points are treated equally), we must apply a common scale factor to the FFT results, as follows:

$$
N = 2^{\log_2 N}
$$

This scaling is now applied to Equation 13 to obtain the bounds for the butterfly outputs with scaling:

$$
\frac{\max(|A|, |B|)}{2} \leq \max(|C|, |D|) \leq \max(|A|, |B|)
$$

Equation 14

With two’s complement fixed-point notation, we ensure that the magnitude of the butterfly inputs is less than one at all times. We use 15 bits for the most possible precision with a signed two’s complement fixed-point 16-bit number. The next section discusses the implementation details of this technique.

4.2 Butterfly Output Scaling

The scaling approach is illustrated in Figure 22. The two numbers added together at each stage of the butterfly flow are divided by 2 (right shift by 1 bit) to avoid immediate overflow. This approach is very effective and proven to eliminate any overflows. The final FFT outputs are reduced by $N$ due to the consecutive right bit shift at each stage, where the $N$ is the number of FFT points. In our implementation, the final FFT spectrum is reduced to 1/128 of the original Matlab-computed spectrum. Nonetheless, the shape of the spectrum is the same as that of the floating-point spectrum.

The butterfly output scaling approach is simple to implement on the RCF. The code segment in Example 5 illustrates the simplicity of the implementation.
Example 5. Scale Down Approach Applied to Stage 1 Butterfly for Group 1 and 2 Data

/* Result of G1,G2[Re,Im] = k1[R8,R9], k2[R4,R0] */
/* Stage */
/* G1,G2[Re,Im] = k1[R4,R0], k2[R5,R1], tmp = R8,R9 */
CELL(\*,\*) R13 = MULSIH{FB{psiFBInputTwiddleCos, 0, OMEGA_BR2, COL_BUS, WORD}, R5, R14} << 1;

CELL(\*,\*) R12 = MULSIH{FB{psiFBInputTwiddleCos, 0, OMEGA_BR2, COL_BUS, WORD}, R1, R14} << 1;

CELL(\*,\*) R11 = MULSIH{FB{psiFBInputTwiddleSin, 0, OMEGA_BR2, COL_BUS, WORD}, R1, R14} << 1;

CELL(\*,\*) R10 = MULSIH{FB{psiFBInputTwiddleSin, 0, OMEGA_BR2, COL_BUS, WORD}, R5, R14} << 1;

CELL(\*,\*) NOP{};
CELL(\*,\*) R13 = ADD(R13, R11) >> 1; // scale down;
CELL(\*,\*) R12 = SUB(R12, R10) >> 1; // scale down;
CELL(\*,\*) R11 = MULL{R15,R4} >> 1; // scale down for adjustment;
CELL(\*,\*) R10 = MULL{R15,R0} >> 1; // scale down for adjustment;
CELL(\*,\*) NOP{};
CELL(\*,\*) R8 = ADD(R11, R13);
CELL(\*,\*) R9 = ADD(R10, R12);
CELL(\*,\*) R4 = MULSIL{R15,R4,R8}; // scale down
CELL(\*,\*) R0 = MULSIL{R15,R0,R9}; // scale down

Figure 22. Scale Down By Two Applied to an 8-Point FFT

The scaling step incurs three more cycles at each stage than are shown in Example 3. To implement scale down, the code in Example 3 is changed as follows:
The right 1 bit shift at the end of the R13, R12 addition.

Two additional multiplication cycles to scale down R4 and R0 for adjustment.

One NOP cycle as a result of the MAC delay introduced by the multiplication preceding it.

Instead of holding the constant of 0x2, the R15 register retains the constant of 0x1 throughout the butterfly stages due to the scale down operation.

### 4.3 Rounding on RC

Although rounding on RCF is not automatic, it is achieved by adding 0x00008000 to or subtracting 0xFFFF8000 from the number to be rounded. In Figure 23, the truncation and rounding operations are directly compared. The net effect of the truncation introduces bias or error in the final result. However, proper rounding generally yields an unbiased result or a near zero bias in the final result. An apparent cost of rounding is the need for locations to hold the rounding constant as well as the intentional multiplication with a constant (one) and add operation if no multiplication is necessary in the original operations.

```
CELL[*,*] R14 = INV[ZERO] << 15; /* move 0x8000 into R14 */
CELL[*,*] R2 = MULSIH[R0,R1,R14] << 1; /* multiply R0,R1 and round */
```

\[
R2 = MAC_REG \[ ( (R0 \times R1) \ll 1) - \text{sign extend} (R14) \] \[31 \ldots 16\]
\[
MAC_REG \[ ( (R0 \times R1) \ll 1) - 0xFFFF8000 \] \[31 \ldots 16\]
\[
MAC_REG \[ ( (R0 \times R1) \ll 1) + 0x00008000 \] \[31 \ldots 16\]
```

![Figure 23. Comparison of Truncation and Rounding Operations on RCF](image)

### 5 Performance and Error Analysis

This section presents performance data of the implementation, including RCF cycles counts, frame buffer memory requirements, context memory usage, and averaged errors of the FFT spectra. We used both white noise and sine wave as test vectors to test the implementation. The errors associated with each test vector are stable and acceptable with improved precision. With 8-bit inputs, the errors would have been much larger.

Table 4 lists the cycle counts for different runs of the FFT. FFT execution time on RCF is calculated as 3659cyc × 4ns = 14.636 µs, 684 cyc × 4 ns = 2.736 µs at 250 MHz RCF core frequency.
Table 4. RCF Cycle Counts for Separate Runs of the 128-Point FFT

<table>
<thead>
<tr>
<th>Kernel Name</th>
<th>Cycles First Run</th>
<th>Cycles Second Run</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT128_Transpose</td>
<td>634</td>
<td>139</td>
</tr>
<tr>
<td>FFT128_Stage1_6</td>
<td>1941</td>
<td>297</td>
</tr>
<tr>
<td>FFT128_Stage7</td>
<td>1084</td>
<td>248</td>
</tr>
<tr>
<td>TOTAL</td>
<td>3659</td>
<td>684</td>
</tr>
</tbody>
</table>

Table 5 lists the frame buffer memory requirements of the code. The RCF frame buffer size (40 KB) is sufficient to meet the requirements.

Table 5. Memory Requirements for the 128-Point FFT Implementation on RCF

<table>
<thead>
<tr>
<th>Variable Description</th>
<th>Variable Name</th>
<th>Bytes Required</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input data</td>
<td>psInputData</td>
<td>512</td>
</tr>
<tr>
<td>Twiddle factor</td>
<td>psInputTwiddle</td>
<td>544</td>
</tr>
<tr>
<td>Temporary area for intermediate result</td>
<td>psiOutTmp</td>
<td>256</td>
</tr>
<tr>
<td>Output data</td>
<td>psiOutput</td>
<td>512</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td>1824 bytes</td>
</tr>
</tbody>
</table>

Table 6 shows how the context memory in the RCF core is used in the FFT implementation. The FFT128 computation is divided into three kernels to avoid limiting the number of contexts (contexts of a kernel cannot exceed 64). However, all contexts of the kernels can be stored in context memory, which has 128 context memory locations for row and column contexts.

Table 6. Context Memory Usage for the 128-Point FFT on RCF

<table>
<thead>
<tr>
<th>Kernel Name</th>
<th>Number of Row Contexts</th>
<th>Number of Column Contexts</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT128_Transpose</td>
<td>39</td>
<td>16</td>
</tr>
<tr>
<td>FFT128_Stage1_6</td>
<td>58</td>
<td>32</td>
</tr>
<tr>
<td>FFT128_Stage7</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>TOTAL</td>
<td>109</td>
<td>50</td>
</tr>
</tbody>
</table>

Four 128-point white noise random number sequences were used to generate the averaged errors of the FFT spectra. The input numbers were clipped to the range of (–32768, +32767) and the errors were computed as follows:

\[ Error(i) = \sqrt{[Y_{re}^{\text{fix}}(i) - 128 * Y_{re}^{\text{fix}}(i)]^2 + [Y_{im}^{\text{fix}}(i) - 128 * Y_{im}^{\text{fix}}(i)]^2} \]  

Equation 15
Where \( flt \) indicates a MATLAB® floating-point FFT result and \( fix \) indicates an RCF result. The multiplier of 128 is needed because of the scale down by 2 operation at each stage of the butterfly operation. Figure 24 shows the point-wise error magnitude for 128 points across the frequency scale for the white noise input.

\[ \text{Figure 24. } \text{Absolute Error Performance of the 128-Point FFT with White Noise Input} \]

The 128-point FFT implementation was also tested with a sine wave of 0.1 Hz normalized frequency. The input range of the sine wave was set to \((-16384,+16383)\). Figure 25 shows how the original sine wave and the error performance are plotted. The absolute errors across the frequency scale for the sine wave input are on the same magnitude as the white noise errors. The vertical scale must be multiplied by 128. The shape of the error curves indicates that the low-frequency components contain larger errors than the higher-frequency components.

### 6 Summary

This application note describes the implementation of a 128-point DIT FFT algorithm on the Freescale MRC6011 RCF device. Because of the limited number of registers, the first half of the 128 input data is independent of the second half of the data, until stage 7. The 128-point FFT butterfly flow is divided into three parts. Between the stages, data regrouping is performed to facilitate the butterfly operations of the next stage. Data regrouping is performed on RCF via register content swaps. The operation effectively converts inter-cell butterflies into intra-cell butterflies so that the parallel RC array is used more efficiently in the FFT computation. Results from different input test vectors have shown the effectiveness of these economic approaches.
7 References


How to Reach Us:

USA/Europe/Locations not listed:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-521-6274 or 480-768-2130

Japan:
Freescale Semiconductor Japan Ltd.
Technical Information Center
3-20-1, Minami-Azabu, Minato-ku
Tokyo 106-8573, Japan
81-3-3440-3569

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T. Hong Kong
852-26668334

Learn More:
For more information about Freescale Semiconductor products, please visit http://www.freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.