MSC8122ADS
MSC8122 Application Development System

Use this board as a reference design to start your MSC8122 projects immediately, instead of developing and assembling custom hardware. Accelerate product development and testing to shorten time to market.

The MSC8122ADS board uses the Freescale MSC8122 processor, a highly integrated system-on-a-chip device containing four StarCore™ SC140 DSP cores along with an MSC8103 device as the host processor. Both devices use a similar system interface unit (SIU). The MSC8122ADS board serves as a platform for software and hardware development in the MSC8122 processor environment. Developers can use the on-board resources and the associated debugger to perform a variety of tasks, such as downloading and running code, setting breakpoints, displaying memory and registers, and connecting proprietary hardware via the expansion connectors. The board works seamlessly with the CodeWarrior® Development Studio for StarCore.

The MSC8122 targets high-bandwidth highly computational DSP applications and is optimized for wireless transcoding and packet telephony as well as high-bandwidth base station applications. The MSC8122 delivers enhanced performance while maintaining low power dissipation and greatly reducing system cost.
## Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>Description</th>
</tr>
</thead>
</table>
| **Board Specifications** | • Operating temperature: 0 to 30° C (room temperature).  
• Storage temperature: −25 to 85° C.  
• Dimensions: 233.35 mm × 160.0 mm × 1.8 mm.  
• CS height: 17 mm.  
• PS height 1.9 mm.  
• 9–18 V external DC power supply. For a 12 V supply, maximum current 1.8 A. |
| **MSC8122** | • Four-core DSP with internal clock up to 500 MHz at 1.2 V.  
• System bus frequency up to 166 MHz using 64 or 32 data lines, addressing up to 4 GB external memory, connected to:  
  — 16 MB of soldered, non-buffered on one 4-bank × 1 M × 32-bit device.  
  — 4 MB of buffered Flash memory organized as 4 M × 8-bit for configuration/boot/program storage.  
 • DSI frequency up to 100 MHz as a 32-bit or 64-bit slave on the MSC8103 system bus connects to:  
  — 2 MB of non-buffered SDRAM organized as 32-bit (default) or 64-bit.  
  — 16 MB of 100 MHz soldered, non-buffered SDRAM, organized on two 4-bank × 32-bit devices.  
  — 4 MB of 16-bit buffered Flash memory.  
  — Buffered board control and status register (BCSR) with eight byte-sized registers.  
 • SDRAM machine controls the SDRAM on the system bus.  
 • Four MSC8122 TDM ports connect to the Infineon TSI PEF24471 device.  
 • Interconnection of T1/E1 timeslots between the Infineon FALC PEB2256 and the Dual CODEC MT92303.  
 • TDM bus has optional connection to J4 cPCI connector.  
 • RS-232 Transceiver MAX3241 supports the UART port operation of the MSC8122.  
 • SMII support for MAC-to-PHY or MAC-to-MAC connections.  
 • RMII and MII support for MAC-to-PHY connections.  
 • Core power level adjustable via potentiometer. |
| **MSC8103** | • Single-core DSP with internal clock up to 300 MHz.  
• System bus frequency up to 100 MHz.  
• 32 address lines and 64 data lines to address up to 4 GB of external memory.  
• Buffered connection to slave cPCI bus.  
• SDRAM machine controls system bus SDRAM.  
• 4 MB of 16-bit Flash memory for configuration/boot/program storage.  
• CPM ports to connect to 10/100Base-T controller and RS-232 transceiver.  
• 8-bit BCSR for ADS configuration. |
| **MSC8122ADS** | • Host debug through a single JTAG connector supports both the MSC8103 and MSC8122 processors.  
• MSC8103 is the MSC8122 host. The MSC8103 system bus connects to the MSC8122 DSI.  
• Flash memory for stand-alone applications.  
• Communications ports:  
  — 10/100Base-T.  
  — 155 Mbit ATM over Optical.  
  — T1/E1 TDM interface.  
  — H.110.  
  — Voice codec.  
  — RS-232.  
  — High-density (MICTOR) logic analyzer connectors to monitor MSC8122 signals.  
  — 6U CompactPCI form factor.  
• Emulates MSC8122 DSP farm by connecting to three other ADS boards.  
• Allows MAC-to-MAC connection between the MSC8122 and the MSC8103.  
• Programmable hard reset configuration for MSC8122 from Flash memory, the DSI, or forced from the BCSR.  
• MSC8122 boots from Flash memory on the system bus, UART, or TDM ports.  
• High density (MICTOR) logic analyzer connectors for MSC8122 signal measurement or external board connection.  
• As expansion connectors, CompactPCI® connectors carry MSC8122 signals to off-board tools to enable chip verification and evaluation.  
• MAX4372 current-sense amplifier for current measurement of MSC8122 PLL/IO/core power.  
• Debugging via an external command converter connected to the EOnCE 14-pin headers or parallel port connected to the cPCI J3 connector.  
• EOnCE debug chain to connect additional ADS boards via the backplane. |

---

**MSC8122ADS Product Brief, Rev. 0**
Product Documentation

Table 1 lists the documentation that supports the MSC8122ADS. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, or a Freescale Literature Distribution Center. For documentation updates, visit the Freescale DSP website.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MSC8122 Technical Data</strong></td>
<td>MSC8122 features list and physical, electrical, timing, and package specifications</td>
<td>MSC8122</td>
</tr>
<tr>
<td><strong>MSC8122 Reference Manual</strong></td>
<td>Detailed functional description of the MSC8122 memory and peripheral configuration, operation, and register programming</td>
<td>MSC8122RM</td>
</tr>
<tr>
<td><strong>StarCore™ SC140 DSP Core Reference Manual</strong></td>
<td>Detailed description of the SC140 family processor core and instruction set</td>
<td>MNSC140CORE/D</td>
</tr>
<tr>
<td><strong>MSC8103 Technical Data</strong></td>
<td>MSC8103 features list and physical, electrical, timing, and package specifications</td>
<td>MSC8103</td>
</tr>
<tr>
<td><strong>MSC8103 Reference Manual</strong></td>
<td>Detailed functional description of the MSC8103 memory and peripheral configuration, operation, and register programming</td>
<td>MSC8103RM</td>
</tr>
<tr>
<td><strong>MSC8122ADS/ MSC8126ADS Reference Manual</strong></td>
<td>Detailed functional description of the MSC8122ADS and MSC8126ADS boards including memory and peripheral configuration, switch settings, operation, connections, and programming</td>
<td>MSC8122ADSRM</td>
</tr>
<tr>
<td><strong>Application Notes</strong></td>
<td>Documents describing specific applications or optimized device operation including code examples</td>
<td>Refer to the MSC8122 and MSC8103 product pages.</td>
</tr>
</tbody>
</table>

**MSC8122ADS (continued)**

- After reset, selectable Debug Enable/Disable and Debug Request options.
- Board identification and board status read via the BCSR.
- Connection of external pulse generator to MSC8122 clock input via SMB-form RF connectors.
- Variant board configurations available via the Dual-In-Line Package (DIP) Switch setting.
- Push buttons for both the host and slave: power-on reset, soft reset, hard reset, and abort.
- Voltage to the board via two DC-DC converters, one with 3.3 V at 16 A and the second with 0.9–2.0 V at 16 A. The first supplies 3.3 V I/O and the 1.6 V core voltage for the MSC8103. The second supplies the MSC8122 core voltage.
- SLIC-SLAC interface enables use of 6-line communication board with Voice-over-Broadband SLIC/SLAC chip set.
- Software option switch provides 8 software options via the BCSR.
- LEDs indicate power supply, peripheral enables, EE1 pin status, and software signals.