

Errata to i.MX51 Multimedia Applications Processor Reference Manual Rev. 1

This errata describes corrections to the *i.MX51 Reference Manual*, Revision 1. For convenience, the section number and page number of the errata item in the reference manual are provided.

To locate any published updates for this document, visit our website listed on the back cover of this document.

2.1, 2-5

In Table 2-1, “i.MX51 System Memory Map”, added a new row under “AIPS_TZ#2- Off Platform” after the 9th row as follows:

Table 2-1 i.MX51 System Memory Map (continued)

AP		Size	Region
Start Address	End Address		
83FD_C000	83FD_FFFF	16K	HSC

42.1.2, 42-3

Added a note after Table 42-1 as follows:

NOTE

Refer to [Section 42.1.5, “High-Speed Communication Functionality”](#) in order to understand the IPUv3EX - HSC architecture for camera and display port configuration.

42.1.5, 42-17

Added a new section, “High-Speed Communication Functionality”, after Section 42.1.4, “Modes of Operation” as follows:

42.1.5 High-Speed Communication (HSC) Functionality

The HSC bridge provides optional translation from the legacy parallel interfaces supported by the IPUv3EX. According to the architecture, the i.MX51 requires a special HSC configuration to operate in legacy mode which bypasses the HSC block.




Figure 42-2. HSC Block Diagram

The HSC includes four bridges, two for cameras and two for displays.

Table 42-6 shows the HSC block description.

Table 42-6. Block Description

Block	Description
CSI-2 Translator (MCT)	Implements the protocol layer of the CSI-2 standard
DSI Translator (MDT)	Implements the protocol layer of the DSI standard
Transceiver Imaging Physical Protocol Interface (TRIPPI)	Implements the physical layer specified by the D-PHY standard
Control Gasket (MCG)	Provides configuration and control functions for the HSC

The HSC bypass configuration for CSI requires the following register settings:

Table 42-7 shows the HSC memory map and bypass settings.

Table 42-7. Memory Map and Bypass Settings

Abbreviation	Offset	Register	Access	Reset Value	By-Pass Value
MCD	0x0000	MCG Control Designation Register	R/W	0x0000_0000	0x0000_0F00
MCCMC	0x00D8	MCG CCM Control Register	R/W	0x0000_0000	0x0000_000C
MXT_CONF	0x0800	MXT Configuration Register	R/W	0x0000_0000	0xF003_008B

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. CoreNet, QorIQ, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited.

© 2010 Freescale Semiconductor, Inc.,

