INTRODUCTION

The capacitance sensing front end of the MPR121 produces data at extremely high rates, which significantly improves the capabilities of a filtering system. The capacitance engine described in AN3889 act on a 1 μs - 32 μs per sample data rate. This application note will discuss the first and second level filters in the MPR121 and how they impact timing and power consumption.

Figure 1. Data Flow in the MPR121
The first level filter is configured through the use of the First Filter Iterations (FFI) and the Charge Discharge Time (CDT).

**AFE CONFIGURATION REGISTER**

The AFE Configuration Register is used to set both the CDC and the number of samples taken in the lowest level filter. The address of the AFE Configuration Register is 0x5C.

![Figure 2. AFE Configuration Register](image)

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7:6   | First Filter Iterations – The first filter iterations field selects the number of samples taken as input to the first level of filtering.  
00 Encoding 0 – Sets samples taken to 6  
01 Encoding 1 – Sets samples taken to 10  
10 Encoding 2 – Sets samples taken to 18  
11 Encoding 3 – Sets samples taken to 34 |
| 5:0   | Charge Discharge Current – The Charge Discharge Current field selects the supply current to be used when charging and discharging an electrode.  
000000 Encoding 0 – Disables Electrode Charging  
000001 Encoding 1 – Sets the current to 1μA  
~ 111111 Encoding 63 – Sets the current to 63 μA |

The properties of the filter are determined by these two settings, but the CDT is determined by the capacitance being measured, as discussed in AN3889. The FFI sets the number of samples being measured. The result of an FFI setting of 6 or 0x00 would be to take 6 samples, toss the maximum and minimum, then average the remaining 4 samples. The results of an oscilloscope output on an electrode with the setting of FFI = 0x00 and CDT is shown in Figure 3.

![Figure 3.](image)

The first level of filtering delivers data to a second filter stage. The second filter stage averages samples over more time, in this example anywhere from 1 ms to 128 ms. Then a value can be selected for how many samples should be averaged.
Table 2. Filter Configuration Register Field Descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:5 CDT</td>
<td>Charge Discharge Time – The Charge Discharge Time field selects the amount of time an electrode charges and discharges. 000 Encoding 0 – Invalid 001 Encoding 1 – Time is set to 0.5 μs 010 Encoding 2 – Time is set to 1 μs ~ 111 Encoding 7 – Time is set to 32 μs.</td>
</tr>
<tr>
<td>4:3 SFI</td>
<td>Second Filter Iterations – The Second Filter Iterations field selects the number of samples taken for the second level filter. 00 Encoding 0 – Number of samples is set to 4 01 Encoding 1 – Number of samples is set to 6 10 Encoding 2 – Number of samples is set to 10 11 Encoding 3 – Number of samples is set to 18</td>
</tr>
<tr>
<td>2:0 ESI</td>
<td>Electrode Sample Interval – The Electrode Sample Interval field selects the period between samples used for the second level of filtering. 000 Encoding 0 – Period set to 1 ms 001 Encoding 1 – Period set to 2 ms ~ 111 Encoding 7 – Period set to 128 ms</td>
</tr>
</tbody>
</table>

Note: In most cases the CDT in this register is not used. It will normally be auto-configured as described in AN3889

While the 1 ms to 128 ms does affect the filtering, the main purpose of adjusting the sample rate would be to change the average current consumption of the device. Figure 5 illustrates this adjustment.

From this, it can be seen that the 12 μs up time from the 1 ms samples results in a very low percent of duty cycle. This results in a very low average current consumption.
The output data is the Filtered Data High and Low is the data coming out of the second stage filter. This means that the response time of the output is the SFI times the ESI. This usually results in 16 ms and 4 iterations being used to get 64 ms response time while still optimizing the power consumption. At each 64 ms, a decision would be made regarding touch by comparing the Baseline with the filtered data output, resulting in a worst case of the full 64 ms plus half the previous cycle, equalling 96 ms.

**Figure 6. Average Supply Current**

![Graph showing average supply current vs. sample rate](image)
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2010. All rights reserved.